Huang; Kejie

Patent Applications and Registrations

Patent applications and USPTO patent grants for Huang; Kejie.The latest application filed is for "neural network accelerator and neural network acceleration method based on structured pruning and low-bit quantization".

Company Profile

0.5.11

Huang; Kejie - Hangzhou CN
Huang; Kejie - Singapore SG

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Neural Network Accelerator And Neural Network Acceleration Method Based On Structured Pruning And Low-bit Quantization App 20220012593 - Huang; Kejie ; et al.	2022-01-13
Multiplication And Accumulation Circuit Based On Radix-4 Booth Code And Differential Weight App 20210365241 - HUANG; Kejie ; et al.	2021-11-25
Write control circuits and write control methods Grant 9,257,177 - Foong , et al. February 9, 2	2016-02-09
Circuit arrangement and a method of writing states to a memory cell Grant 8,942,024 - Huang January 27, 2	2015-01-27
Reading circuit for a resistive memory cell Grant 8,867,260 - Huang , et al. October 21, 2	2014-10-21
Write Control Circuits And Wire Control Methods App 20140233331 - FOONG; Huey Chian ; et al.	2014-08-21
Writing circuit for a magnetoresistive memory cell, memory cell arrangement and method of writing into a magnetoresistive memory cell of a memory cell arrangement Grant 8,773,897 - Lua , et al. July 8, 2	2014-07-08
Latch Circuit And Data Processing System App 20140149773 - Huang; Kejie ; et al.	2014-05-29
Circuit Arrangment And A Method Of Writing States To A Memory Cell App 20140003126 - HUANG; Kejie	2014-01-02
Writing Circuit For A Magnetoresistive Memory Cell, Memory Cell Arrangement And Method Of Writing Into A Magnetoresistive Memory Cell Of A Memory Cell Arrangement App 20130343116 - Lua; Yan Hwee Sunny ; et al.	2013-12-26
Reading Circuit For A Resistive Memory Cell App 20130279237 - Huang; Kejie ; et al.	2013-10-24
Current Writing Circuit for a Resistive Memory Cell Arrangement App 20130170279 - Huang; Kejie ; et al.	2013-07-04
Writing Circuit for a Resistive Memory Cell Arrangement and a Memory Cell Arrangement App 20130077383 - HUANG; Kejie ; et al.	2013-03-28
Current Writing Circuit for a Resistive Memory Cell Arrangement App 20120300531 - Huang; Kejie ; et al.	2012-11-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.