loadpatents
name:-0.01109790802002
name:-0.0074679851531982
name:-0.00052285194396973
Huang; Jung-Pin Patent Filings

Huang; Jung-Pin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Huang; Jung-Pin.The latest application filed is for "method for fabricating multi-chip stack structure".

Company Profile
0.11.16
  • Huang; Jung-Pin - Taichung TW
  • Huang; Jung-Pin - Taichung Hsien TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method for fabricating multi-chip stack structure
Grant 9,754,927 - Liu , et al. September 5, 2
2017-09-05
Electro-optical module
Grant 9,058,971 - Shih , et al. June 16, 2
2015-06-16
Method For Fabricating Multi-chip Stack Structure
App 20150044821 - Liu; Chung-Lun ;   et al.
2015-02-12
Multi-chip stack structure and method for fabricating the same
Grant 8,896,130 - Liu , et al. November 25, 2
2014-11-25
Fabrication method of semiconductor package device, and fabrication method of semiconductor package structure
Grant 8,802,507 - Chiang , et al. August 12, 2
2014-08-12
Electro-optical Module
App 20140192832 - Shih; Chih-Yuan ;   et al.
2014-07-10
Fabrication Method Of Semiconductor Package Device, And Fabrication Method Of Semiconductor Package Structure
App 20130059418 - Chiang; Cheng-Chia ;   et al.
2013-03-07
Semiconductor package device, semiconductor package structure, and fabrication methods thereof
Grant 8,304,891 - Chiang , et al. November 6, 2
2012-11-06
Multi-chip Stack Structure Having Through Silicon Via
App 20110227226 - Chiang; Chiang-Cheng ;   et al.
2011-09-22
Fabrication method of multi-chip stack structure
Grant 7,981,729 - Huang , et al. July 19, 2
2011-07-19
Fabrication Method Of Multi-chip Stack Structure
App 20100255635 - Huang; Jung-Pin ;   et al.
2010-10-07
Method for fabricating semiconductor package with stacked chips
Grant 7,655,503 - Huang , et al. February 2, 2
2010-02-02
Semiconductor package device, semiconductor package structure, and fabrication methods thereof
App 20090294959 - Chiang; Cheng-Chia ;   et al.
2009-12-03
Multi-chip Stack Structure And Method For Fabricating The Same
App 20090140440 - Liu; Chung-Lun ;   et al.
2009-06-04
Multi-chip stack structure having through silicon via and method for fabrication the same
App 20090032928 - Chiang; Chiang-Cheng ;   et al.
2009-02-05
Multi-chip stack structure and fabricating method thereof
App 20090014860 - Liu; Chung-Lun ;   et al.
2009-01-15
Stacked package structure and fabrication method thereof
App 20080283994 - Tsai; Ho-Yi ;   et al.
2008-11-20
Multi-chip stack structure and fabrication method thereof
App 20080224289 - Huang; Jung-Pin ;   et al.
2008-09-18
Multichip stacking structure
App 20080174030 - Liu; Chung-Lun ;   et al.
2008-07-24
Fabrication method of multichip stacking structure
App 20080176358 - Liu; Chung-Lun ;   et al.
2008-07-24
Method for fabricating semiconductor package with stacked chips
App 20070108571 - Huang; Jung-Pin ;   et al.
2007-05-17
Semiconductor package with stacked chips and method for fabricating the same
Grant 7,193,309 - Huang , et al. March 20, 2
2007-03-20
Semiconductor package with chip supporting structure
Grant 7,102,218 - Huang , et al. September 5, 2
2006-09-05
Semiconductor package with stacked chips and method for fabricating the same
App 20060022315 - Huang; Jung-Pin ;   et al.
2006-02-02
Semiconductor package with chip supporting structure
App 20040099931 - Huang, Jung-Pin ;   et al.
2004-05-27
Semiconductor package with chip supporting member
Grant 6,737,737 - Chang , et al. May 18, 2
2004-05-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed