Huang; Jin-Cheng
Patent Applications and Registrations
Patent applications and USPTO patent grants for Huang; Jin-Cheng.The latest application filed is for "device and method for rising voltage level".
- Huang; Jin-Cheng - Taipei Hsien TW
- Huang; Jin-Cheng - Taipei TW
- Huang, Jin-Cheng - US
| Patent | Date |
|---|---|
| Middle pull-up point-to-point transceiving bus structure Grant 6,838,900 - Huang , et al. January 4, 2 | 2005-01-04 |
| Device and method for converting a low voltage signal into a high voltage signal Grant 6,744,646 - Huang , et al. June 1, 2 | 2004-06-01 |
| Clock device for supporting multiplicity of memory module types Grant 6,590,827 - Chang , et al. July 8, 2 | 2003-07-08 |
| Device and method for rising voltage level App 20020093323 - Huang, Jin-Cheng ; et al. | 2002-07-18 |
| Clock device for supporting multiplicity of memory module types App 20020060948 - Chang, Nai-Shung ; et al. | 2002-05-23 |
| Noise-resistant output stage circuit App 20020000830 - Huang, Jin-Cheng | 2002-01-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 