Huang; Hui-Ling

Patent Applications and Registrations

Patent applications and USPTO patent grants for Huang; Hui-Ling.The latest application filed is for "adjustable table with an assistant device".

Company Profile

0.8.11

Huang; Hui-Ling - Taichung TW
Huang; Hui-Ling - Taichung City TW
Huang; Hui-Ling - Shenzhen N/A CN
HUANG; HUI-LING - Shenzhen City CN
Huang; Hui-Ling - Tai-Chung TW
Huang; Hui-Ling - Tai-Chung City TW
Huang; Hui-Ling - Hsin-Chu TW
Huang, Hui-Ling - Hsin-Chu City TW
Huang, Hui-Ling - Hsinchu TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Adjustable table with an assistant device Grant 8,950,343 - Huang February 10, 2	2015-02-10
Adjustable Table With An Assistant Device App 20140041554 - Huang; Hui-Ling	2014-02-13
Electronic reader and control method thereof Grant 8,624,918 - Huang , et al. January 7, 2	2014-01-07
Electronic Reader With Chinese Pinyin Input Function And Chinese Pinyin Input Method App 20120194438 - SONG; WEI ; et al.	2012-08-02
Electronic Reader And Control Method Thereof App 20120169764 - HUANG; HUI-LING ; et al.	2012-07-05
Electronic Device Having Page Division Display Function And Page Display Method App 20120166943 - HUANG; HUI-LING ; et al.	2012-06-28
Electronic Reader And Method For Previewing Files In Electronic Reader App 20120144339 - HUANG; HUI-LING ; et al.	2012-06-07
Method for manufacturing MOS transistors utilizing a hybrid hard mask Grant 7,592,262 - Huang , et al. September 22, 2	2009-09-22
Method For Manufacturing Mos Transistors Utilizing A Hybrid Hard Mask App 20080233746 - Huang; Hui-Ling ; et al.	2008-09-25
Profile improvement method for patterning Grant 7,268,070 - Huang , et al. September 11, 2	2007-09-11
Profile improvement method for patterning App 20040241587 - Huang, Hui-Ling ; et al.	2004-12-02
Method For Shrinking Critical Dimension Of Semiconductor Devices App 20040106067 - Lin, Benjamin Szu-Min ; et al.	2004-06-03
Method for shrinking critical dimension of semiconductor devices Grant 6,740,473 - Lin , et al. May 25, 2	2004-05-25
Method for planarizing barc layer in dual damascene process Grant 6,680,252 - Chen , et al. January 20, 2	2004-01-20
Method for planarizing barc layer in dual damascene process App 20020173152 - Chen, Anseime ; et al.	2002-11-21
Photolithography process for forming an opening App 20020106588 - Lai, Chien-Wen ; et al.	2002-08-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.