loadpatents
name:-0.015965938568115
name:-0.029262065887451
name:-0.00045084953308105
Hua; Xuefeng Patent Filings

Hua; Xuefeng

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hua; Xuefeng.The latest application filed is for "methods of surface interface engineering".

Company Profile
0.17.15
  • Hua; Xuefeng - Forster City CA
  • Hua; Xuefeng - Guilderland NY
  • Hua; Xuefeng - Hyattsville MD
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Methods of surface interface engineering
Grant 9,472,416 - He , et al. October 18, 2
2016-10-18
Methods Of Surface Interface Engineering
App 20150111389 - HE; JIM ZHONGYI ;   et al.
2015-04-23
Device having and method for forming fins with multiple widths
Grant 8,569,868 - Cheng , et al. October 29, 2
2013-10-29
Transistor devices and methods of making
Grant 8,536,630 - Arnold , et al. September 17, 2
2013-09-17
Method of forming a planar field effect transistor with embedded and faceted source/drain stressors on a silicon-on-insulator (SOI) wafer, a planar field effect transistor structure and a design structure for the planar field effect transistor
Grant 8,525,186 - Cheng , et al. September 3, 2
2013-09-03
Stress enhanced transistor devices and methods of making
Grant 8,513,718 - Faltermeier , et al. August 20, 2
2013-08-20
Device Having And Method For Forming Fins With Multiple Widths
App 20130012025 - CHENG; KANGGUO ;   et al.
2013-01-10
Device having and method for forming fins with multiple widths for an integrated circuit
Grant 8,324,036 - Cheng , et al. December 4, 2
2012-12-04
Device Having And Method For Forming Fins With Multiple Widths
App 20120280365 - Cheng; Kangguo ;   et al.
2012-11-08
Stress enhanced transistor devices and methods of making
Grant 8,216,893 - Faltermeier , et al. July 10, 2
2012-07-10
Stress Enhanced Transistor Devices And Methods Of Making
App 20120168775 - Faltermeier; Johnathan E. ;   et al.
2012-07-05
Transistor Devices And Methods Of Making
App 20120061684 - Arnold; John C. ;   et al.
2012-03-15
Transistor devices and methods of making
Grant 8,084,329 - Arnold , et al. December 27, 2
2011-12-27
Strained Finfet
App 20110291188 - Cheng; Kangguo ;   et al.
2011-12-01
Method Of Forming A Planar Field Effect Transistor With Embedded And Faceted Source/drain Stressors On A Silicon-on-insulator (soi) Wafer, A Planar Field Effect Transistor Structure And A Design Structure For The Planar Field Effect Transistor
App 20110204384 - Cheng; Kangguo ;   et al.
2011-08-25
Method of forming a planar field effect transistor with embedded and faceted source/drain stressors on a silicon-on-insulator (S0I) wafer, a planar field effect transistor structure and a design structure for the planar field effect transistor
Grant 7,951,657 - Cheng , et al. May 31, 2
2011-05-31
Device Having And Method For Forming Fins With Multiple Widths
App 20110108961 - CHENG; KANGGUO ;   et al.
2011-05-12
Reduced floating body effect without impact on performance-enhancing stress
Grant 7,936,017 - Clark, Jr. , et al. May 3, 2
2011-05-03
Source/drain junction for high performance MOSFET formed by selective EPI process
Grant 7,932,136 - Hua , et al. April 26, 2
2011-04-26
Lithography for pitch reduction
Grant 7,883,829 - Holmes , et al. February 8, 2
2011-02-08
Method Of Forming A Planar Field Effect Transistor With Embedded And Faceted Source/drain Stressors On A Silicon-on-insulator (soi) Wafer, A Planar Field Effect Transistor Structure And A Design Structure For The Planar Field Effect Transistor
App 20100295127 - Cheng; Kangguo ;   et al.
2010-11-25
Stress Enhanced Transistor Devices And Methods Of Making
App 20100187578 - Faltermeier; Johnathan E. ;   et al.
2010-07-29
Transistor Devices And Methods Of Making
App 20100187579 - ARNOLD; JOHN C. ;   et al.
2010-07-29
Lithography For Pitch Reduction
App 20100028801 - Holmes; Steven J. ;   et al.
2010-02-04
Reduced Floating Body Effect Without Impact on Performance-Enhancing Stress
App 20090283828 - Clark, JR.; William F. ;   et al.
2009-11-19
Source/drain Junction For High Performance Mosfet Formed By Selective Epi Process
App 20090267149 - Hua; Xuefeng ;   et al.
2009-10-29
Method and system for nanoscale plasma processing of objects
Grant 7,470,329 - Oehrlein , et al. December 30, 2
2008-12-30
Method and system for nanoscale plasma processing of objects
App 20050051517 - Oehrlein, Gottlieb S. ;   et al.
2005-03-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed