loadpatents
name:-0.012497901916504
name:-0.023894071578979
name:-0.0090608596801758
Hu; Gang-Yi Patent Filings

Hu; Gang-Yi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hu; Gang-Yi.The latest application filed is for "comparator offset voltage self-correction circuit".

Company Profile
8.9.10
  • Hu; Gang-Yi - Chongqing CN
  • HU; GANG-YI - Chongqing City CN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Comparator offset voltage self-correction circuit
Grant 10,735,008 - Hu , et al.
2020-08-04
Sampling device
Grant 10,735,009 - Li , et al.
2020-08-04
Error compensation correction device for pipeline analog-to-digital converter
Grant 10,735,014 - Pu , et al.
2020-08-04
High-speed low-power-consumption dynamic comparator
Grant 10,666,243 - Xu , et al.
2020-05-26
Comparator Offset Voltage Self-correction Circuit
App 20190356325 - HU; RONG-BIN ;   et al.
2019-11-21
Sampling Device
App 20190341924 - LI; TING ;   et al.
2019-11-07
High-speed Low-power-consumption Dynamic Comparator
App 20190334514 - XU; DAI-GUO ;   et al.
2019-10-31
Error Compensation Correction Device For Pipeline Analog-to-digital Converter
App 20190334538 - PU; JIE ;   et al.
2019-10-31
Track and hold circuit
Grant 10,128,830 - Hu , et al. November 13, 2
2018-11-13
High speed successive approximation analog-to-digital converter of two bits per cycle
Grant 9,966,967 - Xu , et al. May 8, 2
2018-05-08
High-Speed Successive Approximation Analog-to-Digital Converter of Two Bits per Circle
App 20170331486 - Xu; Dai-Guo ;   et al.
2017-11-16
Track And Hold Circuit
App 20170179940 - HU; RONG-BIN ;   et al.
2017-06-22
Dither circuit for high-resolution analog-to-digital converters
Grant 9,667,267 - Wang , et al. May 30, 2
2017-05-30
Dither Circuit For High-resolution Analog-to-digital Converters
App 20160373128 - WANG; YAN ;   et al.
2016-12-22
CMOS input buffer circuit
Grant 9,337,834 - Chen , et al. May 10, 2
2016-05-10
Capacitor array and layout design method thereof
Grant 9,336,347 - Wang , et al. May 10, 2
2016-05-10
Capacitor Array And Layout Design Method Thereof
App 20150370952 - WANG; YAN ;   et al.
2015-12-24
Cmos Input Buffer Circuit
App 20150102848 - Chen; Xi ;   et al.
2015-04-16
Bicmos Current Reference Circuit
App 20140152348 - Hu; Rong-Bin ;   et al.
2014-06-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed