Hu; Che-Jen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hu; Che-Jen.The latest application filed is for "methods to selectively protect nmos regions, pmos regions, and gate layers during epi process".

Company Profile

0.8.7

Hu; Che-Jen - Plano TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Laminated stress overlayer using In-situ multiple plasma treatments for transistor improvement Grant 8,114,784 - Bu , et al. February 14, 2	2012-02-14
Methods to selectively protect NMOS regions, PMOS regions, and gate layers during EPI process Grant 7,514,309 - Sridhar , et al. April 7, 2	2009-04-07
Methods to selectively protect NMOS regions, PMOS regions, and gate layers during EPI process App 20070020839 - Sridhar; Seetharaman ; et al.	2007-01-25
Semiconductor with a nitrided silicon gate oxide and method Grant 6,956,267 - Hattangady , et al. October 18, 2	2005-10-18
Semiconductor with a nitrided silicon gate oxide and method App 20040159898 - Hattangady, Sunil V. ; et al.	2004-08-19
Structure and method of MOS transistor having increased substrate resistance Grant 6,764,909 - Salling , et al. July 20, 2	2004-07-20
Complementary transistors with controlled drain extension overlap Grant 6,730,556 - Wu , et al. May 4, 2	2004-05-04
Semiconductor with a nitrided silicon gate oxide and method Grant 6,716,695 - Hattangady , et al. April 6, 2	2004-04-06
Multi-layered polysilicon process Grant 6,645,840 - Grider , et al. November 11, 2	2003-11-11
Structure and method of MOS transistor having increased substrate resistance App 20030207543 - Salling, Craig T. ; et al.	2003-11-06
Structure and method of MOS transistor having increased substrate resistance Grant 6,627,955 - Salling , et al. September 30, 2	2003-09-30
Semiconductor device and method App 20030143813 - Khamankar, Rajesh B. ; et al.	2003-07-31
Complementary transistors with controlled drain extension overlap App 20030107104 - Wu, Zhiqiang ; et al.	2003-06-12
Structure and method of MOS transistor having increased substrate resistance App 20020096716 - Salling, Craig T. ; et al.	2002-07-25
Multi-layered polysilicon process App 20020048918 - Grider, Douglas T. ; et al.	2002-04-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.