Hu; Binghua

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hu; Binghua.The latest application filed is for "deep trench isolation with segmented deep trench".

Company Profile

32.83.88

Hu; Binghua - Plano TX
Hu; Binghua - Audubon PA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Isolation structure for IC with epi regions sharing the same tank Grant 11,444,075 - Edwards , et al. September 13, 2	2022-09-13
Deep Trench Isolation With Segmented Deep Trench App 20220130717 - Hu; Binghua ; et al.	2022-04-28
Semiconductor Device With An Integrated Deep Trench Capacitor Having High Capacitance Density And Low Equivalent Series Resistance App 20220077324 - Hu; Binghua ; et al.	2022-03-10
Semiconductor device with an integrated deep trench capacitor having high capacitance density and low equivalent series resistance Grant 11,222,986 - Hu , et al. January 11, 2	2022-01-11
Semiconductor device with deep trench isolation and trench capacitor Grant 11,195,958 - Hu , et al. December 7, 2	2021-12-07
Deep Trench Intersections App 20210351269 - Hu; Binghua ; et al.	2021-11-11
Drain extended transistor Grant 11,152,505 - Sadovnikov , et al. October 19, 2	2021-10-19
Integrated trench capacitor with top plate having reduced voids Grant 11,121,207 - Hu , et al. September 14, 2	2021-09-14
Deep trench intersections Grant 11,101,342 - Hu , et al. August 24, 2	2021-08-24
Deep Trench Intersections App 20210249505 - Hu; Binghua ; et al.	2021-08-12
Semiconductor Device With An Integrated Deep Trench Capacitor Having High Capacitance Density And Low Equivalent Series Resistance App 20210028316 - Hu; Binghua ; et al.	2021-01-28
LDMOS device with body diffusion self-aligned to gate Grant 10,903,356 - Edwards , et al. January 26, 2	2021-01-26
Integrated trench capacitor Grant 10,903,306 - Hu , et al. January 26, 2	2021-01-26
Esd Protection Device With Deep Trench Isolation Islands App 20210013193 - CHEN; ZAICHEN ; et al.	2021-01-14
Semiconductor Device With Deep Trench Isolation And Trench Capacitor App 20210005760 - Hu; Binghua ; et al.	2021-01-07
Sinker to buried layer connection region for narrow deep trenches Grant 10,886,160 - Hu , et al. January 5, 2	2021-01-05
Drain centered LDMOS transistor with integrated dummy patterns Grant 10,879,387 - Edwards , et al. December 29, 2	2020-12-29
Drift region implant self-aligned to field relief oxide with sidewall dielectric Grant 10,861,948 - Edwards , et al. December 8, 2	2020-12-08
Semiconductor device with deep trench isolation and trench capacitor Grant 10,811,543 - Hu , et al. October 20, 2	2020-10-20
ESD protection device with deep trench isolation islands Grant 10,790,275 - Chen , et al. September 29, 2	2020-09-29
High voltage CMOS with triple gate oxide Grant 10,714,474 - Hu , et al.	2020-07-14
Semiconductor Device With Deep Trench Isolation And Trench Capacitor App 20200212229 - Hu; Binghua ; et al.	2020-07-02
Esd Protection Device With Deep Trench Isolation Islands App 20200161292 - CHEN; ZAICHEN ; et al.	2020-05-21
Trench isolated capacitor Grant 10,629,674 - Kawahara , et al.	2020-04-21
Drift Region Implant Self-aligned To Field Relief Oxide With Sidewall Dielectric App 20200083336 - Edwards; Henry Litzmann ; et al.	2020-03-12
Dual deep trenches for high voltage isolation Grant 10,580,775 - Pendharkar , et al.	2020-03-03
Isolation Structure For Ic With Epi Regions Sharing The Same Tank App 20200066710 - EDWARDS; Henry Litzmann ; et al.	2020-02-27
Method of fabricating transistors, including ambient oxidizing after etchings into barrier layers and anti-reflecting coatings Grant 10,566,200 - Ali , et al. Feb	2020-02-18
Drain Centered Ldmos Transistor With Integrated Dummy Patterns App 20200013890 - Edwards; Henry Litzmann ; et al.	2020-01-09
Drain Extended Transistor App 20200006549 - Sadovnikov; Alexei ; et al.	2020-01-02
Protection Of Drain Extended Transistor Field Oxide App 20200006550 - Todd; James Robert ; et al.	2020-01-02
Drift region implant self-aligned to field relief oxide with sidewall dielectric Grant 10,497,787 - Edwards , et al. De	2019-12-03
Isolation structure for IC with epi regions sharing the same tank Grant 10,461,072 - Edwards , et al. Oc	2019-10-29
Drain centered LDMOS transistor with integrated dummy patterns Grant 10,461,182 - Edwards , et al. Oc	2019-10-29
Low substrate leakage Zener diode with modulated buried junction Grant 10,453,914 - Cai , et al. Oc	2019-10-22
Method Of Fabricating Transistors, Including Ambient Oxidizing After Etchings Into Barrier Layers And Anti-reflecting Coatings App 20190304786 - ALI; Abbas ; et al.	2019-10-03
Trench Isolated Capacitor App 20190237535 - Kawahara; Hideaki ; et al.	2019-08-01
Low substrate leakage zener diode with modulated buried junction Grant 10,355,076 - Cai , et al. July 16, 2	2019-07-16
Silicide Block Integration For Cmos Technology App 20190207010 - Hu; Binghua ; et al.	2019-07-04
High Dose Antimony Implant Through Screen Layer For N-type Buried Layer Integration App 20190189751 - Hu; Binghua ; et al.	2019-06-20
Formation of isolation layers using a dry-wet-dry oxidation technique Grant 10,304,721 - Sucher , et al.	2019-05-28
Low Substrate Leakage Zener Diode With Modulated Buried Junction App 20190157382 - Cai; Jun ; et al.	2019-05-23
Method for forming trench capacitor having two dielectric layers and two polysilicon layers Grant 10,290,699 - Kawahara , et al.	2019-05-14
Low Substrate Leakage Zener Diode With Modulated Buried Junction App 20190131389 - CAI; Jun ; et al.	2019-05-02
Sinker To Buried Layer Connection Region For Narrow Deep Trenches App 20190096744 - HU; BINGHUA ; et al.	2019-03-28
High dose antimony implant through screen layer for n-type buried layer integration Grant 10,243,048 - Hu , et al.	2019-03-26
Integrated Trench Capacitor App 20190051721 - Hu; Binghua ; et al.	2019-02-14
Sinker to buried layer connection region for narrow deep trenches Grant 10,163,680 - Hu , et al. Dec	2018-12-25
Sinker with a reduced width Grant 10,163,678 - Hu , et al. Dec	2018-12-25
Integrated trench capacitor Grant 10,134,830 - Hu , et al. November 20, 2	2018-11-20
High Dose Antimony Implant Through Screen Layer For N-type Buried Layer Integration App 20180315818 - Hu; Binghua ; et al.	2018-11-01
Drift region implant self-aligned to field relief oxide with sidewall dielectric Grant 10,096,685 - Edwards , et al. October 9, 2	2018-10-09
Isolation Structure For Ic With Epi Regions Sharing The Same Tank App 20180175021 - EDWARDS; Henry Litzmann ; et al.	2018-06-21
Ldmos Device With Body Diffusion Self-aligned To Gate App 20180151722 - EDWARDS; Henry Litzmann ; et al.	2018-05-31
Integrated Trench Capacitor With Top Plate Having Reduced Voids App 20180130869 - HU; BINGHUA ; et al.	2018-05-10
Isolation structure for IC with EPI regions sharing the same tank Grant 9,929,140 - Edwards , et al. March 27, 2	2018-03-27
Integrated Trench Capacitor App 20180076277 - Hu; Binghua ; et al.	2018-03-15
Method for Forming Trench Isolated Capacitor and Substrate Contact App 20180061932 - Kawahara; Hideaki ; et al.	2018-03-01
Dual Deep Trenches For High Voltage Isolation App 20180053765 - Pendharkar; Sameer ; et al.	2018-02-22
LDMOS device with body diffusion self-aligned to gate Grant 9,887,288 - Edwards , et al. February 6, 2	2018-02-06
Poly sandwich for deep trench fill Grant 9,865,691 - Hu , et al. January 9, 2	2018-01-09
High Voltage Cmos With Triple Gate Oxide App 20170301673 - Hu; Binghua ; et al.	2017-10-19
Dual deep trenches for high voltage isolation Grant 9,786,665 - Pendharkar , et al. October 10, 2	2017-10-10
High voltage CMOS with triple gate oxide Grant 9,741,718 - Hu , et al. August 22, 2	2017-08-22
In-situ Doped Then Undoped Polysilicon Filler For Trenches App 20170221983 - SRINIVASAN; BHASKAR ; et al.	2017-08-03
Drift Region Implant Self-aligned To Field Relief Oxide With Sidewall Dielectric App 20170213895 - Edwards; Henry Litzmann ; et al.	2017-07-27
Drift Region Implant Self-aligned To Field Relief Oxide With Sidewall Dielectric App 20170213893 - Edwards; Henry Litzmann ; et al.	2017-07-27
Ldmos Device With Body Diffusion Self-aligned To Gate App 20170162690 - EDWARDS; HENRY LITZMANN ; et al.	2017-06-08
High breakdown n-type buried layer Grant 9,673,273 - Pendharkar , et al. June 6, 2	2017-06-06
Poly Sandwich For Deep Trench Fill App 20170125528 - Hu; Binghua ; et al.	2017-05-04
Implant profiling with resist Grant 9,633,849 - Pendharkar , et al. April 25, 2	2017-04-25
Semiconductor structure with a doped region between two deep trench isolation structures Grant 9,608,105 - Tamura , et al. March 28, 2	2017-03-28
Drift region implant self-aligned to field relief oxide with sidewall dielectric Grant 9,583,612 - Edwards , et al. February 28, 2	2017-02-28
Poly sandwich for deep trench fill Grant 9,583,579 - Hu , et al. February 28, 2	2017-02-28
High Breakdown N-Type Buried Layer App 20160315141 - Pendharkar; Sameer P. ; et al.	2016-10-27
Poly Sandwich For Deep Trench Fill App 20160308007 - Hu; Binghua ; et al.	2016-10-20
Deep trench with self-aligned sinker Grant 9,431,286 - Pendharkar , et al. August 30, 2	2016-08-30
Implant Profiling With Resist App 20160225672 - PENDHARKAR; Sameer P. ; et al.	2016-08-04
Poly sandwich for deep trench fill Grant 9,401,410 - Hu , et al. July 26, 2	2016-07-26
High breakdown N-type buried layer Grant 9,385,187 - Pendharkar , et al. July 5, 2	2016-07-05
Poly Sandwich For Deep Trench Fill App 20160149011 - Hu; Binghua ; et al.	2016-05-26
Implant profiling with resist Grant 9,337,106 - Pendharkar , et al. May 10, 2	2016-05-10
Isolation Structure For Ic With Epi Regions Sharing The Same Tank App 20150340357 - EDWARDS; HENRY LITZMANN ; et al.	2015-11-26
High Voltage Cmos With Triple Gate Oxide App 20150325577 - Hu; Binghua ; et al.	2015-11-12
High Breakdown N-type Buried Layer App 20150311281 - Pendharkar; Sameer P. ; et al.	2015-10-29
Semiconductor Structure With A Doped Region Between Two Deep Trench Isolation Structures App 20150270391 - Tamura; Takehito ; et al.	2015-09-24
High voltage CMOS with triple gate oxide Grant 9,117,687 - Hu , et al. August 25, 2	2015-08-25
Sinker With A Reduced Width App 20150214096 - HU; Binghua ; et al.	2015-07-30
Semiconductor structure with a doped region between two deep trench isolation structures Grant 9,076,863 - Tamura , et al. July 7, 2	2015-07-07
JFET having width defined by trench isolation Grant 9,076,760 - Hu , et al. July 7, 2	2015-07-07
Implant Profiling With Resist App 20150187658 - PENDHARKAR; Sameer P. ; et al.	2015-07-02
Semiconductor Structure And Method Of Forming The Semiconductor Structure With Deep Trench Isolation Structures App 20150021687 - Tamura; Takehito ; et al.	2015-01-22
Jfet Having Width Defined By Trench Isolation App 20140062524 - HU; BINGHUA ; et al.	2014-03-06
Sinker with a Reduced Width App 20140001596 - Hu; Binghua ; et al.	2014-01-02
CMP process for processing STI on two distinct silicon planes Grant 8,551,886 - Hunt , et al. October 8, 2	2013-10-08
High voltage transistor using diluted drain Grant 8,530,296 - Hao , et al. September 10, 2	2013-09-10
Multiple electrode layer backend stacked capacitor Grant 8,497,565 - Willaims , et al. July 30, 2	2013-07-30
High Voltage Transistor Using Diluted Drain App 20130157429 - HAO; Pinghai ; et al.	2013-06-20
High Voltage Cmos With Triple Gate Oxide App 20130105909 - Hu; Binghua ; et al.	2013-05-02
High voltage transistor using diluted drain Grant 8,399,924 - Hao , et al. March 19, 2	2013-03-19
Single step CMP for polishing three or more layer film stacks Grant 8,334,190 - Davis , et al. December 18, 2	2012-12-18
High voltage diode with reduced substrate injection Grant 8,309,423 - Pendharkar , et al. November 13, 2	2012-11-13
Buried floating layer structure for improved breakdown Grant 8,264,038 - Pendharkar , et al. September 11, 2	2012-09-11
MOS transistor with gate trench adjacent to drain extension field insulation Grant 8,253,193 - Denison , et al. August 28, 2	2012-08-28
Papillomavirus Vaccine Compositions App 20120177684 - Bryan; Janine T. ; et al.	2012-07-12
High Voltage Diode With Reduced Substrate Injection App 20120164814 - PENDHARKAR; Sameer P. ; et al.	2012-06-28
High voltage diode with reduced substrate injection Grant 8,154,101 - Pendharkar , et al. April 10, 2	2012-04-10
Surface patterned topography feature suitable for planarization Grant 8,148,228 - Pendharkar , et al. April 3, 2	2012-04-03
MOS transistor with gate trench adjacent to drain extension field insulation Grant 8,124,482 - Denison , et al. February 28, 2	2012-02-28
Forming integrated circuit devices with metal-insulator-metal capacitors using selective etch of top electrodes Grant 8,110,414 - Cathey, Jr. , et al. February 7, 2	2012-02-07
High Voltage Transistor Using Diluted Drain App 20110309440 - Hao; Pinghai ; et al.	2011-12-22
Single Step Cmp For Polishing Three Or More Layer Film Stacks App 20110275168 - Davis; Eugene C. ; et al.	2011-11-10
Method of using electrical test structure for semiconductor trench depth monitor Grant 7,989,232 - Wang , et al. August 2, 2	2011-08-02
Multiple Electrode Layer Backend Stacked Capacitor App 20110156209 - Williams; Byron Lovell ; et al.	2011-06-30
Mos Transistor With Gate Trench Adjacent To Drain Extension Field Insulation App 20110111569 - Denison; Marie ; et al.	2011-05-12
Mos Transistor With Gate Trench Adjacent To Drain Extension Field Insulation App 20110108914 - Denison; Marie ; et al.	2011-05-12
Methods and devices for a high-k stacked capacitor Grant 7,902,033 - Williams , et al. March 8, 2	2011-03-08
MOS transistor with gate trench adjacent to drain extension field insulation Grant 7,893,499 - Denison , et al. February 22, 2	2011-02-22
Methods for preparing and devices with treated dummy moats Grant 7,829,430 - Pendharker , et al. November 9, 2	2010-11-09
Selective Plasma Etch Of Top Electrodes For Metal-insulator-metal (mim) Capacitors App 20100276783 - CATHEY; MARSHALL O. ; et al.	2010-11-04
MOS Transistor with Gate Trench Adjacent to Drain Extension Field Insulation App 20100252882 - Denison; Marie ; et al.	2010-10-07
Semiconductor device having improved oxide thickness at a shallow trench isolation edge and method of manufacture thereof Grant 7,808,071 - Hu , et al. October 5, 2	2010-10-05
Methods of employing a thin oxide mask for high dose implants Grant 7,785,974 - Hu , et al. August 31, 2	2010-08-31
Formation of a MOSFET using an angled implant Grant 7,772,075 - Pendharkar , et al. August 10, 2	2010-08-10
Vertical diffused MOSFET Grant 7,772,644 - Pendharkar , et al. August 10, 2	2010-08-10
Methods of manufacturing trench isolated drain extended MOS (demos) transistors and integrated circuits therefrom Grant 7,745,294 - Pendharkar , et al. June 29, 2	2010-06-29
Laterally diffused MOSFET Grant 7,732,863 - Pendharkar , et al. June 8, 2	2010-06-08
LDMOS transistor double diffused region formation process Grant 7,713,825 - Hu , et al. May 11, 2	2010-05-11
Papillomavirus vaccine compositions Grant 7,709,010 - Bryan , et al. May 4, 2	2010-05-04
Method to manufacture LDMOS transistors with improved threshold voltage control Grant 7,696,049 - Hu , et al. April 13, 2	2010-04-13
Buried Floating Layer Structure For Improved Breakdown App 20100032756 - PENDHARKAR; Sameer P. ; et al.	2010-02-11
High Voltage Diode With Reduced Substrate Injection App 20100032794 - PENDHARKAR; Sameer P. ; et al.	2010-02-11
Semiconductor Device Having Improved Oxide Thickness at a Shallow Trench Isolation Edge and Method of Manufacture Thereof App 20100001364 - Hu; Binghua ; et al.	2010-01-07
Method for reducing dislocation threading using a suppression implant Grant 7,638,415 - Mollat , et al. December 29, 2	2009-12-29
Formation of a MOSFET Using an Angled Implant App 20090294841 - Pendharkar; Sameer ; et al.	2009-12-03
Formation Of A MOSFET Using An Angled Implant App 20090283827 - Pendharkar; Sameer ; et al.	2009-11-19
Formation of a MOSFET Using an Angled Implant App 20090286371 - Pendharkar; Sameer ; et al.	2009-11-19
Integrated circuit capacitor having antireflective dielectric Grant 7,595,525 - Wofford , et al. September 29, 2	2009-09-29
Methods And Devices For A High-k Stacked Capacitor App 20090200637 - Williams; Byron Lovell ; et al.	2009-08-13
Shallow Trench Isolation Process Using Two Liners App 20090191688 - Hu; Binghua ; et al.	2009-07-30
Cmp Process For Processing Sti On Two Distinct Silicon Planes App 20090170317 - Hunt; Kyle P. ; et al.	2009-07-02
Methods For Preparing And Devices With Treated Dummy Moats App 20090166875 - PENDHARKAR; SAMEER ; et al.	2009-07-02
Method For Reducing Dislocation Threading Using A Suppression Implant App 20090061606 - MOLLAT; MARTIN ; et al.	2009-03-05
Method for reducing dislocation threading using a suppression implant Grant 7,466,009 - Mollat , et al. December 16, 2	2008-12-16
Unique Ldmos Process Integration App 20080293206 - Hu; Binghua ; et al.	2008-11-27
Method for manufacturing a semiconductor device having an alignment feature formed using an N-type dopant and a wet oxidation process Grant 7,435,659 - Hu , et al. October 14, 2	2008-10-14
Papillomavirus vaccine compositions App 20080248062 - Bryan; Janine T. ; et al.	2008-10-09
Surface Patterned Topography Feature Suitable For Planarization App 20080246117 - Pendharkar; Sameer ; et al.	2008-10-09
Method Of Using Electrical Test Structure For Semiconductor Trench Depth Monitor App 20080085569 - Wang; Qingfeng ; et al.	2008-04-10
Methods of employing a thin oxide mask for high dose implants App 20070298579 - Hu; Binghua ; et al.	2007-12-27
A Method For Reducing Dislocation Threading Using A Suppression Implant App 20070281433 - Mollat; Martin ; et al.	2007-12-06
Integrated Circuit Capacitor Having Antireflective Dielectric App 20070105332 - Wofford; Bill Alan ; et al.	2007-05-10
Method To Manufacture Ldmos Transistors With Improved Threshold Voltage Control App 20070048952 - Hu; Binghua ; et al.	2007-03-01
Method to manufacture LDMOS transistors with improved threshold voltage control Grant 7,141,455 - Hu , et al. November 28, 2	2006-11-28
Integrated circuit capacitor having antireflective dielectric Grant 7,118,959 - Wofford , et al. October 10, 2	2006-10-10
Integrated Circuit Capacitor Having Antireflective Dielectric App 20060205140 - Wofford; Bill Alan ; et al.	2006-09-14
Method for manufacturing a semiconductor device having an alignment feature formed using an N-type dopant and a wet oxidation process App 20060194401 - Hu; Binghua ; et al.	2006-08-31
Field effect transistor with improved isolation structures Grant 6,806,541 - Springer , et al. October 19, 2	2004-10-19
Field effect transistor with improved isolation structures App 20040169253 - Springer, Lily X. ; et al.	2004-09-02
Field oxide profile of an isolation region associated with a contact structure of a semiconductor device App 20040150065 - Jan, Der-E ; et al.	2004-08-05
Method to manufacture LDMOS transistors with improved threshold voltage control App 20040106236 - Hu, Binghua ; et al.	2004-06-03
Field effect transistor with improved isolation structures Grant 6,730,569 - Springer , et al. May 4, 2	2004-05-04
Method for manufacturing a semiconductor device using dummy openings in a photoresist material and an LDMOS device manufactured in accordance with the method App 20040079974 - Lin, John ; et al.	2004-04-29
Field oxide profile of an isolation region associated with a contact structure of a semiconductor device App 20040007755 - Jan, Der-E ; et al.	2004-01-15
Field effect transistor with improved isolation structures App 20020074610 - Springer, Lily X. ; et al.	2002-06-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.