loadpatents
name:-0.027650833129883
name:-0.047075033187866
name:-0.015389919281006
HSU; Meng-Kai Patent Filings

HSU; Meng-Kai

Patent Applications and Registrations

Patent applications and USPTO patent grants for HSU; Meng-Kai.The latest application filed is for "integrated circuit device and method".

Company Profile
16.23.27
  • HSU; Meng-Kai - Hsinchu TW
  • Hsu; Meng-Kai - Xinfeng Township TW
  • Hsu; Meng-Kai - Hsinchu County TW
  • Hsu; Meng-Kai - Taipei N/A TW
  • Hsu; Meng-Kai - Taipei City TW
  • Hsu; Meng-Kai - New Taipei TW
  • Hsu; Meng-Kai - New Taipei City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integrated Circuit Device And Method
App 20220216270 - HSU; Meng-Kai ;   et al.
2022-07-07
Method Of Analyzing And Detecting Critical Cells
App 20220198121 - VERMA; Anurag ;   et al.
2022-06-23
Method of analyzing and detecting critical cells
Grant 11,288,436 - Verma , et al. March 29, 2
2022-03-29
Method And System Of Generating A Layout Diagram
App 20210326510 - HSU; Meng-Kai ;   et al.
2021-10-21
Method Of Analyzing And Detecting Critical Cells
App 20210240904 - VERMA; Anurag ;   et al.
2021-08-05
Method and system of generating a layout diagram
Grant 11,062,076 - Hsu , et al. July 13, 2
2021-07-13
Method of decomposing a layout for multiple-patterning lithography
Grant 10,977,420 - Hsu , et al. April 13, 2
2021-04-13
Semiconductor apparatus including uncrowned and crowned cells and method of making
Grant 10,943,046 - Ray , et al. March 9, 2
2021-03-09
Method And System Of Generating A Layout Diagram
App 20200380194 - HSU; Meng-Kai ;   et al.
2020-12-03
Method and system of revising a layout diagram
Grant 10,776,551 - Hsu , et al. Sept
2020-09-15
Method for legalizing mixed-cell height standard cells of IC
Grant 10,713,410 - Wang , et al.
2020-07-14
Rule checking for multiple patterning technology
Grant 10,643,017 - Hsu , et al.
2020-05-05
Method of Decomposing a Layout for Multiple-Patterning Lithography
App 20200125787 - Hsu; Meng-Kai ;   et al.
2020-04-23
Semiconductor Apparatus Including Uncrowned And Crowned Cells And Method Of Making
App 20200050733 - RAY; Prasenjit ;   et al.
2020-02-13
Method And System Of Revising A Layout Diagram
App 20200004912 - HSU; Meng-Kai ;   et al.
2020-01-02
Method of decomposing a layout for multiple-patterning lithography
Grant 10,515,186 - Hsu , et al. Dec
2019-12-24
Method of reconfiguring uncrowned standard cells and semiconductor apparatus including uncrowned and crowned cells
Grant 10,452,805 - Ray , et al. Oc
2019-10-22
Method For Generating Layout Diagram Including Wiring Arrangement
App 20190286784 - CHANG; Fong-Yuan ;   et al.
2019-09-19
Method of Decomposing a Layout for Multiple-Patterning Lithography
App 20190251228 - Hsu; Meng-Kai ;   et al.
2019-08-15
Method For Legalizing Mixed-cell Height Standard Cells Of Ic
App 20190251224 - WANG; Chao-Hung ;   et al.
2019-08-15
Method of decomposing a layout for multiple-patterning lithography
Grant 10,275,562 - Hsu , et al.
2019-04-30
Method for legalizing mixed-cell height standard cells of IC
Grant 10,275,559 - Wang , et al.
2019-04-30
Method Of Reconfiguring Uncrowned Standard Cells And Semiconductor Apparatus Including Uncrowned And Crowned Cells
App 20190108305 - RAY; Prasenjit ;   et al.
2019-04-11
Method of reconfiguring uncrowned standard cells and semiconductor apparatus including uncrowned and crowned cells
Grant 10,169,520 - Ray , et al. J
2019-01-01
Systems and methods for using multiple libraries with different cell pre-coloring
Grant 10,162,929 - Hsu , et al. Dec
2018-12-25
Method, device and computer program product for integrated circuit layout generation
Grant 10,140,407 - Ho , et al. Nov
2018-11-27
Method for triple-patterning friendly placement
Grant 10,089,433 - Hsu , et al. October 2, 2
2018-10-02
Design Rule Checking For Multiple Patterning Technology
App 20180239862 - HSU; Meng-Kai ;   et al.
2018-08-23
Layout checking method for advanced double patterning photolithography with multiple spacing criteria
Grant 10,055,531 - Wang , et al. August 21, 2
2018-08-21
Method of Decomposing a Layout for Multiple-Patterning Lithography
App 20180150590 - Hsu; Meng-Kai ;   et al.
2018-05-31
Method For Legalizing Mixed-cell Height Standard Cells Of Ic
App 20180144083 - WANG; Chao-Hung ;   et al.
2018-05-24
Rule checking for multiple patterning technology
Grant 9,971,863 - Hsu , et al. May 15, 2
2018-05-15
Method Of Reconfiguring Uncrowned Standard Cells And Semiconductor Apparatus Including Uncrowned And Crowned Cells
App 20180004886 - RAY; Prasenjit ;   et al.
2018-01-04
Systems And Methods For Using Multiple Libraries With Different Cell Pre-coloring
App 20170323046 - HSU; Meng-Kai ;   et al.
2017-11-09
Method For Triple-patterning Friendly Placement
App 20170323047 - HSU; Meng-Kai ;   et al.
2017-11-09
Design Rule Checking For Multiple Patterning Technology
App 20170255740 - HSU; Meng-Kai ;   et al.
2017-09-07
Layout Checking Method For Advanced Double Patterning Photolithography With Multiple Spacing Criteria
App 20160239599 - WANG; CHUNG-HSING ;   et al.
2016-08-18
Method, Device And Computer Program Product For Integrated Circuit Layout Generation
App 20160147928 - HO; Chia-Ming ;   et al.
2016-05-26
Rule checking for confining waveform induced constraint variation in static timing analysis
Grant 9,165,105 - Hsu , et al. October 20, 2
2015-10-20
Generating database for cells routable in pin layer
Grant 9,064,081 - Hsu , et al. June 23, 2
2015-06-23
Design Rule Checking For Confining Waveform Induced Constraint Variation In Static Timing Analysis
App 20150169819 - HSU; Meng-Kai ;   et al.
2015-06-18
Generating Database For Cells Routable In Pin Layer
App 20150161319 - HSU; MENG-KAI ;   et al.
2015-06-11
Routing method
Grant 8,972,910 - Hou , et al. March 3, 2
2015-03-03
Routing Method
App 20150052492 - HOU; Yuan-Te ;   et al.
2015-02-19
Method of analytical placement with weighted-average wirelength model
Grant 8,689,164 - Balabanov , et al. April 1, 2
2014-04-01
Method Of Analytical Placement With Weighted-average Wirelength Model
App 20130097574 - Balabanov; Valeriy ;   et al.
2013-04-18
Hierarchy-based analytical placement method capable of macro rotation within an integrated circuit
Grant 8,261,223 - Hsu , et al. September 4, 2
2012-09-04
Hierarchy-based Analytical Placement Method Capable Of Macro Rotation Within An Integrated Circuit
App 20110202897 - Hsu; Meng-Kai ;   et al.
2011-08-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed