Hsu; James Juen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsu; James Juen.The latest application filed is for "embedded non-volatile memory".

Company Profile

0.12.9

Hsu; James Juen - Saratoga CA
Hsu; James Juen - Hsinchu TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Embedded non-volatile memory Grant 9,812,503 - Shepard , et al. November 7, 2	2017-11-07
Embedded Non-volatile Memory App 20160351627 - SHEPARD; Daniel R. ; et al.	2016-12-01
Embedded non-volatile memory Grant 9,431,460 - Shepard , et al. August 30, 2	2016-08-30
Embedded Non-volatile Memory App 20160020253 - SHEPARD; Daniel R. ; et al.	2016-01-21
Embedded non-volatile memory Grant 9,054,031 - Shepard , et al. June 9, 2	2015-06-09
Embedded Non-volatile Memory App 20140335669 - Shepard; Daniel R. ; et al.	2014-11-13
Embedded non-volatile memory Grant 8,786,023 - Shepard , et al. July 22, 2	2014-07-22
Embedded Non-volatile Memory App 20140158963 - Shepard; Daniel R. ; et al.	2014-06-12
Memory device having isolation trenches with different depths and the method for making the same Grant 6,969,686 - Hsieh , et al. November 29, 2	2005-11-29
Weak programming method of non-volatile memory Grant 6,862,219 - Yang , et al. March 1, 2	2005-03-01
Self-aligned dual-floating gate memory cell and method for manufacturing the same Grant 6,858,501 - Hsu February 22, 2	2005-02-22
Memory device having isolation trenches with different depths and the method for making the same App 20040092115 - Hsieh, Wen-Kuei ; et al.	2004-05-13
Semiconductor structure with the common source line Grant 6,700,165 - Chen , et al. March 2, 2	2004-03-02
Self-aligned dual-floating gate memory cell and method for manufacturing the same App 20030168692 - Hsu, James Juen	2003-09-11
Self-aligned dual-floating gate memory cell . App 20030107078 - Hsu, James Juen	2003-06-12
Method Of Forming A Dual Local Oxidation Structure Of A Memory Chip In A Semiconductor Wafer App 20010014507 - HSU, JAMES JUEN	2001-08-16
Nonvolatile memory cell with vertical gate overlap and zero birds beaks Grant 5,680,345 - Hsu , et al. October 21, 1	1997-10-21
Method of making nonvolatile memory cell with vertical gate overlap and zero birds' beaks Grant 5,661,055 - Hsu , et al. August 26, 1	1997-08-26
Nonvolatile memory cell formed using self aligned source implant Grant 5,656,513 - Wang , et al. August 12, 1	1997-08-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.