loadpatents
name:-0.015290975570679
name:-0.016118049621582
name:-0.0014781951904297
Hsu; Hann-Jye Patent Filings

Hsu; Hann-Jye

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsu; Hann-Jye.The latest application filed is for "semiconductor package".

Company Profile
1.15.13
  • Hsu; Hann-Jye - Hsinchu TW
  • Hsu; Hann-Jye - Hsinchu City TW
  • Hsu; Hann-Jye - Taichung County TW
  • Hsu; Hann-Jye - Taichung Hsien TW
  • Hsu; Hann-Jye - Taichung County 421 TW
  • Hsu; Hann-Jye - Taichung TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor package
Grant 11,121,119 - Chen , et al. September 14, 2
2021-09-14
Semiconductor package
Grant 11,086,360 - Chen , et al. August 10, 2
2021-08-10
Semiconductor Package
App 20210208632 - Chen; Chun-Liang ;   et al.
2021-07-08
Flash memory with assistant gate and method of fabricating the same
Grant 10,892,341 - Hsu , et al. January 12, 2
2021-01-12
Flash Memory With Assistant Gate And Method Of Fabricating The Same
App 20200365700 - Hsu; Hann-Jye ;   et al.
2020-11-19
Semiconductor Package
App 20200312813 - Chen; Chun-Liang ;   et al.
2020-10-01
Semiconductor Package
App 20200315017 - Chen; Chun-Liang ;   et al.
2020-10-01
Manufacturing method of semiconductor device having self-aligned contact
Grant 7,803,692 - Huang , et al. September 28, 2
2010-09-28
Manufacturing Method Of Semiconductor Device Having Self-aligned Contact
App 20100003796 - Huang; Min-San ;   et al.
2010-01-07
Semiconductor device having self-aligned contact
Grant 7,612,433 - Huang , et al. November 3, 2
2009-11-03
Method of fabricating conductive lines with silicide layer
Grant 7,550,372 - Chang , et al. June 23, 2
2009-06-23
Method for forming trench gate dielectric layer
Grant 7,205,217 - Huang , et al. April 17, 2
2007-04-17
Flash memory cell and fabricating method thereof
Grant 7,192,832 - Chang , et al. March 20, 2
2007-03-20
Method Of Manufacturing An Non-volatile Memory Device
App 20060231909 - Hsu; Hann-Jye ;   et al.
2006-10-19
Structure Containing Self-aligned Conductive Lines And Fabricating Method Thereof
App 20060189074 - Hsu; Hann-Jye ;   et al.
2006-08-24
Semiconductor Device Having Self-aligned Contact And Manufacturing Method Thereof
App 20060183295 - Huang; Min-San ;   et al.
2006-08-17
Non-volatile memory device and method of manufacturing the same
Grant 7,091,550 - Hsu , et al. August 15, 2
2006-08-15
Method Of Fabricating Conductive Lines
App 20060166497 - Chang; Su-Yuan ;   et al.
2006-07-27
Method For Forming Trench Gate Dielectric Layer
App 20060160306 - Huang; Min-San ;   et al.
2006-07-20
[non-volatile Memory Device And Method Of Manufacturing The Same]
App 20050082600 - HSU, HANN-JYE ;   et al.
2005-04-21
Flash Memory Cell And Fabricating Method Thereof
App 20050042826 - Chang, Ko-Hsing ;   et al.
2005-02-24
Split gate flash memory cell and manufacturing method thereof
Grant 6,821,849 - Chang , et al. November 23, 2
2004-11-23
Flash memory cell
Grant 6,815,758 - Chang , et al. November 9, 2
2004-11-09
[split Gate Flash Memory Cell And Manufacutirng Method Thereof]
App 20040197999 - Chang, Ko-Hsing ;   et al.
2004-10-07
Memory device structure and method of fabricating the same
Grant 6,791,136 - Hsu , et al. September 14, 2
2004-09-14
Split gate flash memory cell and manufacturing method thereof
Grant 6,768,162 - Chang , et al. July 27, 2
2004-07-27
Memory device structure and method of fabricating the same
Grant 6,642,111 - Hsu , et al. November 4, 2
2003-11-04
Method for reading flash memory with silicon-oxide/nitride/oxide-silicon (SONOS) structure
Grant 6,639,836 - Hung , et al. October 28, 2
2003-10-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed