loadpatents
name:-0.012026071548462
name:-0.0048820972442627
name:-0.0009150505065918
Hsu; Chi-Chan Patent Filings

Hsu; Chi-Chan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsu; Chi-Chan.The latest application filed is for "multiple-capture dft system for scan-based integrated circuits".

Company Profile
0.4.7
  • Hsu; Chi-Chan - Hsinchu TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Multiple-capture DFT system for scan-based integrated circuits
Grant 7,904,773 - Wang , et al. March 8, 2
2011-03-08
Multiple-Capture DFT system for scan-based integrated circuits
App 20090070646 - Wang; Laung-Terng (L.T.) ;   et al.
2009-03-12
Method and apparatus for unifying self-test with scan-test during prototype debug and production test
App 20090037786 - Wang; Laung-Terng ;   et al.
2009-02-05
Method and apparatus for unifying self-test with scan-test during prototype debug and production test
Grant 7,444,567 - Wang , et al. October 28, 2
2008-10-28
Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques
Grant 7,191,373 - Wang , et al. March 13, 2
2007-03-13
Multiple-capture DFT system for scan-based integrated circuits
App 20050235186 - Wang, Laung-Terng ;   et al.
2005-10-20
Multiple-capture DFT system for scan-based integrated circuits
Grant 6,954,887 - Wang , et al. October 11, 2
2005-10-11
Method and apparatus for unifying self-test with scan-test during prototype debug and production test
App 20040268181 - Wang, Laung-Terng ;   et al.
2004-12-30
Method and system to optimize test cost and disable defects for scan and BIST memories
App 20020194558 - Wang, Laung-Terng ;   et al.
2002-12-19
Multiple-capture DFT system for scan-based integrated circuits
App 20020184560 - Wang, Laung-Terng ;   et al.
2002-12-05
Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques
App 20020138801 - Wang, Laung-Terng ;   et al.
2002-09-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed