Hsu; Chen-Pin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsu; Chen-Pin.The latest application filed is for "techniques for mram mtj top electrode connection".

Company Profile

2.12.12

Hsu; Chen-Pin - Taoyuan City TW
Hsu; Chen-Pin - Taoyuan TW
Hsu; Chen-Pin - Hsinchu TW
Hsu; Chen-Pin - Taipei TW
Hsu; Chen-Pin - Hsinchu City TW
HSU; Chen-Pin - Taipei City TW
Hsu; Chen-Pin - Longtan Township TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques For Mram Mtj Top Electrode Connection App 20220246843 - Chuang; Harry-Hak-Lay ; et al.	2022-08-04
Techniques For Mram Mtj Top Electrode Connection App 20210351345 - Chuang; Harry-Hak-Lay ; et al.	2021-11-11
Techniques for MRAM MTJ top electrode connection Grant 11,075,335 - Chuang , et al. July 27, 2	2021-07-27
Techniques For Mram Mtj Top Electrode Connection App 20200098982 - Chuang; Harry-Hak-Lay ; et al.	2020-03-26
Sensor and manufacturing method thereof Grant 10,242,963 - Wang , et al.	2019-03-26
Method for detecting cardiovascular disease biomarker Grant 10,107,824 - Wang , et al. October 23, 2	2018-10-23
Method for analyzing analyte concentration in a liquid sample Grant 9,891,186 - Wang , et al. February 13, 2	2018-02-13
Sensor And Manufacturing Method Thereof App 20170248590 - Wang; Yu-Lin ; et al.	2017-08-31
Method For Detecting Cardiovascular Disease Biomarker App 20170016916 - WANG; Yu-Lin ; et al.	2017-01-19
Method For Analyzing Analyte Concentration In A Liquid Sample App 20160282295 - WANG; Yu-Lin ; et al.	2016-09-29
Method of fabricating spacers in a strained semiconductor device Grant 9,419,099 - Hsu , et al. August 16, 2	2016-08-16
Method of fabricating spacers in a strained semiconductor device Grant 9,117,840 - Hsu , et al. August 25, 2	2015-08-25
Method Of Fabricating Spacers In A Strained Semiconductor Device App 20150228790 - Hsu; Chen-Pin ; et al.	2015-08-13
Metal gate semiconductor device Grant 8,629,515 - Yeh , et al. January 14, 2	2014-01-14
Method Of Fabricating Spacers In A Strained Semiconductor Device App 20120146057 - Hsu; Chen-Pin ; et al.	2012-06-14
Downsize polysilicon height for polysilicon resistor integration of replacement gate process Grant 8,153,498 - Hsu , et al. April 10, 2	2012-04-10
Method of fabricating spacers in a strained semiconductor device Grant 8,143,131 - Hsu , et al. March 27, 2	2012-03-27
Metal Gate Semiconductor Device App 20120012948 - Yeh; Ching-Han ; et al.	2012-01-19
Photoresist etch back method for gate last process Grant 8,039,381 - Yeh , et al. October 18, 2	2011-10-18
Method Of Fabricating Spacers In A Strained Semiconductor Device App 20100244153 - Hsu; Chen-Pin ; et al.	2010-09-30
Photoresist Etch Back Method For Gate Last Process App 20100065926 - Yeh; Chiung-Han ; et al.	2010-03-18
Downsize Polysilicon Height For Polysilicon Resistor Integration Of Replacement Gate Process App 20100052058 - Hsu; Chen-Pin ; et al.	2010-03-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.