loadpatents
Patent applications and USPTO patent grants for Hsieh; Yu-Tsang.The latest application filed is for "method for recognizing analog circuit structure".
Patent | Date |
---|---|
Method For Recognizing Analog Circuit Structure App 20220215146 - Lin; Po-Hung ;   et al. | 2022-07-07 |
Method for Recognizing Analog Circuit Structure App 20220058325 - Lin; Po-Hung ;   et al. | 2022-02-24 |
Method of wavelength-division-multiplexing-aware clustering for on-chip optical routing Grant 11,177,901 - Lu , et al. November 16, 2 | 2021-11-16 |
Method for parasitic-aware capacitor sizing and layout generation Grant 10,635,771 - Lin , et al. | 2020-04-28 |
Method for Parasitic-Aware Capacitor Sizing and Layout Generation App 20190114381 - LIN; Po-Hung ;   et al. | 2019-04-18 |
Method for analog circuit placement Grant 9,830,416 - Wu , et al. November 28, 2 | 2017-11-28 |
Method For Analog Circuit Placement App 20170206298 - Wu; I-Peng ;   et al. | 2017-07-20 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.