Hsieh; Yong-fen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsieh; Yong-fen.The latest application filed is for "specimen preparation for transmission electron microscopy".

Company Profile

0.14.6

Hsieh; Yong-fen - Hsinchu TW
Hsieh; Yong-fen - Hsinchu City TW
Hsieh; Yong-Fen - Hsinchu Hsien TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Specimen preparation for transmission electron microscopy Grant 9,384,942 - Hsieh , et al. July 5, 2	2016-07-05
Specimen Preparation For Transmission Electron Microscopy App 20150194288 - Hsieh; Yong-fen ; et al.	2015-07-09
Specimen preparation for transmission electron microscopy Grant 8,969,827 - Hsieh , et al. March 3, 2	2015-03-03
On-chip thin film Zernike phase plate and applications thereof Grant 8,791,416 - Shiue , et al. July 29, 2	2014-07-29
On-chip Thin Film Zernike Phase Plate And Applications Thereof App 20140166880 - SHIUE; YUNN-SHIN ; et al.	2014-06-19
Specimen Preparation For Tem App 20140007709 - HSIEH; Yong-Fen ; et al.	2014-01-09
Metal bump with an insulating sidewall and method of fabricating thereof Grant 7,041,589 - Lay , et al. May 9, 2	2006-05-09
Metal bump with an insulating sidewall and method of fabricating thereof Grant 6,958,539 - Lay , et al. October 25, 2	2005-10-25
Metal bump with an insulating sidewall and method of fabricating thereof App 20040048202 - Lay, Ming-Yi ; et al.	2004-03-11
Metal bump with an insulating sidewall and method of fabricating thereof App 20020048924 - Lay, Ming-Yi ; et al.	2002-04-25
Method of fabricating dynamic random access memory Grant 6,228,711 - Hsieh May 8, 2	2001-05-08
Method of fabricating dynamic random access memory Grant 6,184,082 - Hsieh February 6, 2	2001-02-06
Method of fabricating a shallow trench isolation structure Grant 6,093,618 - Chen , et al. July 25, 2	2000-07-25
Method of fabricating contact plug Grant 6,043,148 - Peng , et al. March 28, 2	2000-03-28
Method of manufacturing cobalt silicide layer Grant 6,022,457 - Huang , et al. February 8, 2	2000-02-08
Process of forming a field effect transistor without spacer mask edge defects Grant 5,956,590 - Hsieh , et al. September 21, 1	1999-09-21
Method of forming precisely cross-sectioned electron-transparent samples Grant 5,940,678 - Doong , et al. August 17, 1	1999-08-17
Field effect transistor without spacer mask edge defects Grant 5,482,876 - Hsieh , et al. January 9, 1	1996-01-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.