loadpatents
Patent applications and USPTO patent grants for Hsieh; Shang-Chih.The latest application filed is for "power efficient multi-bit storage system".
Patent | Date |
---|---|
Data retention circuit and method Grant 11,456,728 - Huang , et al. September 27, 2 | 2022-09-27 |
Power efficient multi-bit storage system Grant 11,422,819 - Huang , et al. August 23, 2 | 2022-08-23 |
Multiplexer Grant 11,392,743 - Liu , et al. July 19, 2 | 2022-07-19 |
Level conversion device and method Grant 11,387,818 - Ou , et al. July 12, 2 | 2022-07-12 |
Level shifter circuit and method of operating the same Grant 11,362,660 - Ou , et al. June 14, 2 | 2022-06-14 |
System and method of timing characterization for semiconductor circuit Grant 11,270,052 - Tu , et al. March 8, 2 | 2022-03-08 |
Power Efficient Multi-bit Storage System App 20210389952 - HUANG; Kai-Chi ;   et al. | 2021-12-16 |
Flip-flop Cell App 20210376819 - Wang; Shao-Yu Steve ;   et al. | 2021-12-02 |
Level Conversion Device And Method App 20210344330 - OU; Yu-Lun ;   et al. | 2021-11-04 |
Flip flop circuit and method of operating the same Grant 11,152,923 - Liu , et al. October 19, 2 | 2021-10-19 |
Flip-flop Device And Method Of Operating Flip-flop Device App 20210313985 - GRUBER; GREG ;   et al. | 2021-10-07 |
Flip-flop With Delineated Layout For Reduced Footprint App 20210297068 - Liu; Chi-Lin ;   et al. | 2021-09-23 |
Logic Circuits With Reduced Transistor Counts App 20210294958 - LIU; Chi-Lin ;   et al. | 2021-09-23 |
Level Shifter Circuit And Method Of Operating The Same App 20210273640 - OU; Yu-Lun ;   et al. | 2021-09-02 |
Data Retention Circuit And Method App 20210265987 - HUANG; Kai-Chi ;   et al. | 2021-08-26 |
Flip-flop cell Grant 11,095,272 - Wang , et al. August 17, 2 | 2021-08-17 |
Flip-flop Device And Method Of Operating Flip-flop Device App 20210226628 - GRUBER; GREG ;   et al. | 2021-07-22 |
Level conversion device and method Grant 11,063,578 - Ou , et al. July 13, 2 | 2021-07-13 |
Multi-bit Flip Flop App 20210203311 - Liu; Chi-Lin ;   et al. | 2021-07-01 |
Flip-flop with delineated layout for reduced footprint Grant 11,050,415 - Liu , et al. June 29, 2 | 2021-06-29 |
Flip-flop device and method of operating flip-flop device Grant 11,050,423 - Gruber , et al. June 29, 2 | 2021-06-29 |
Method and system of expanding set of standard cells which comprise a library Grant 11,030,366 - Liu , et al. June 8, 2 | 2021-06-08 |
Level shifter circuit and method of operating the same Grant 11,012,073 - Ou , et al. May 18, 2 | 2021-05-18 |
Data retention circuit and method Grant 11,012,057 - Huang , et al. May 18, 2 | 2021-05-18 |
System For Designing Integrated Circuit Layout And Method Of Making The Integrated Circuit Layout App 20210089698 - HSIEH; Shang-Chih ;   et al. | 2021-03-25 |
System And Method Of Timing Characterization For Semiconductor Circuit App 20200410152 - TU; CHIA HAO ;   et al. | 2020-12-31 |
Level Conversion Device And Method App 20200395924 - OU; Yu-Lun ;   et al. | 2020-12-17 |
Multiplexer App 20200395938 - Liu; Chi-Lin ;   et al. | 2020-12-17 |
System for designing integrated circuit layout and method of making the integrated circuit layout Grant 10,867,099 - Hsieh , et al. December 15, 2 | 2020-12-15 |
Integrated circuit designing system Grant 10,867,100 - Hsieh , et al. December 15, 2 | 2020-12-15 |
Level Shifter Circuit And Method Of Operating The Same App 20200350916 - OU; Yu-Lun ;   et al. | 2020-11-05 |
System and method of timing characterization for semiconductor circuit Grant 10,824,784 - Tu , et al. November 3, 2 | 2020-11-03 |
Integrated Circuit, System For And Method Of Forming An Integrated Circuit App 20200320244 - YANG; Jung-Chan ;   et al. | 2020-10-08 |
Cell Of Transmission Gate Free Circuit And Integrated Circuit Layout Including The Same App 20200313659 - GUO; Ta-Pen ;   et al. | 2020-10-01 |
Level conversion device and method Grant 10,778,197 - Ou , et al. Sept | 2020-09-15 |
Method And System Of Expanding Set Of Standard Cells Which Comprise A Library App 20200272778 - LIU; Chi-Lin ;   et al. | 2020-08-27 |
Integrated circuit, system for and method of forming an integrated circuit Grant 10,740,531 - Yang , et al. A | 2020-08-11 |
Level shifter circuit and method of operating the same Grant 10,735,001 - Ou , et al. | 2020-08-04 |
Cell of transmission gate free circuit and integrated circuit layout including the same Grant 10,686,428 - Guo , et al. | 2020-06-16 |
Method and system of expanding set of standard cells which comprise a library Grant 10,664,565 - Liu , et al. | 2020-05-26 |
System And Method Of Timing Characterization For Semiconductor Circuit App 20200110912 - TU; CHIA HAO ;   et al. | 2020-04-09 |
Flip-flop With Delineated Layout For Reduced Footprint App 20200099369 - Liu; Chi-Lin ;   et al. | 2020-03-26 |
Flip-flop Cell App 20200099368 - Wang; Shao-Yu Steve ;   et al. | 2020-03-26 |
Level Conversion Device And Method App 20200083871 - OU; Yu-Lun ;   et al. | 2020-03-12 |
Flip-flop with delineated layout for reduced footprint Grant 10,530,345 - Liu , et al. J | 2020-01-07 |
Flip Flop Circuit And Method Of Operating The Same App 20190363701 - LIU; Chi-Lin ;   et al. | 2019-11-28 |
Level conversion device and method Grant 10,483,950 - Ou , et al. Nov | 2019-11-19 |
Integrated Circuit Designing System App 20190332736 - HSIEH; Shang-Chih ;   et al. | 2019-10-31 |
Level Shifter Circuit And Method Of Operating The Same App 20190319624 - OU; Yu-Lun ;   et al. | 2019-10-17 |
Data Retention Circuit And Method App 20190305761 - HUANG; Kai-Chi ;   et al. | 2019-10-03 |
Level Conversion Device And Method App 20190280678 - OU; Yu-Lun ;   et al. | 2019-09-12 |
System For Designing Integrated Circuit Layout And Method Of Making The Integrated Circuit Layout App 20190258768 - HSIEH; Shang-Chih ;   et al. | 2019-08-22 |
Flip flop circuit and method of operating the same Grant 10,382,018 - Liu , et al. A | 2019-08-13 |
Layout of standard cells for predetermined function in integrated circuits Grant 10,380,306 - Hsieh , et al. A | 2019-08-13 |
Flip-flop With Delineated Layout For Reduced Footprint App 20190229715 - Liu; Chi-Lin ;   et al. | 2019-07-25 |
Cell Of Transmission Gate Free Circuit And Integrated Circuit Layout Including The Same App 20190173456 - GUO; Ta-Pen ;   et al. | 2019-06-06 |
System for designing integrated circuit layout and method of making the integrated circuit layout Grant 10,289,789 - Hsieh , et al. | 2019-05-14 |
Level conversion device and method Grant 10,291,210 - Ou , et al. | 2019-05-14 |
Cell of transmission gate free circuit and integrated circuit and integrated circuit layout including the same Grant 10,270,430 - Guo , et al. | 2019-04-23 |
Flip-flop with delineated layout for reduced footprint Grant 10,270,432 - Liu , et al. | 2019-04-23 |
Level Conversion Device And Method App 20190115905 - OU; Yu-Lun ;   et al. | 2019-04-18 |
Integrated Circuit, System For And Method Of Forming An Integrated Circuit App 20190102503 - YANG; Jung-Chan ;   et al. | 2019-04-04 |
Level conversion device and method Grant 10,164,615 - Ou , et al. Dec | 2018-12-25 |
Method And System Of Expanding Set Of Standard Cells Which Comprise A Library App 20180336293 - LIU; Chi-Lin ;   et al. | 2018-11-22 |
Cell Of Transmission Gate Free Circuit And Integrated Circuit Layout Including The Same App 20180183414 - GUO; Ta-Pen ;   et al. | 2018-06-28 |
Compressor circuit and compressor circuit layout Grant 10,003,342 - Liu , et al. June 19, 2 | 2018-06-19 |
Integrated Circuit, System For And Method Of Forming An Integrated Circuit App 20180150589 - YANG; Jung-Chan ;   et al. | 2018-05-31 |
Level Conversion Device And Method App 20180115307 - OU; Yu-Lun ;   et al. | 2018-04-26 |
Internal clock gated cell Grant 9,887,698 - Liu , et al. February 6, 2 | 2018-02-06 |
Level conversion device and method Grant 9,866,205 - Ou , et al. January 9, 2 | 2018-01-09 |
Skew-tolerant flip-flop Grant 9,853,630 - Kao , et al. December 26, 2 | 2017-12-26 |
Flip-flop With Delineated Layout For Reduced Footprint App 20170317666 - Liu; Chi-Lin ;   et al. | 2017-11-02 |
System For Designing Integrated Circuit Layout And Method Of Making The Integrated Circuit Layout App 20170255739 - HSIEH; Shang-Chih ;   et al. | 2017-09-07 |
Internal Clock Gated Cell App 20170170829 - LIU; Chi-Lin ;   et al. | 2017-06-15 |
Flip Flop Circuit And Method Of Operating The Same App 20170170811 - LIU; Chi-Lin ;   et al. | 2017-06-15 |
Standard cell having cell height being non-integral multiple of nominal minimum pitch Grant 9,659,129 - Hsieh , et al. May 23, 2 | 2017-05-23 |
Level Conversion Device And Method App 20170141765 - OU; Yu-Lun ;   et al. | 2017-05-18 |
Skew-tolerant Flip-flop App 20170141766 - Kao; Jerry Chang-Jui ;   et al. | 2017-05-18 |
Flip-flop with delineated layout for reduced footprint Grant 9,641,161 - Liu , et al. May 2, 2 | 2017-05-02 |
Layout Of Standard Cells For Predetermined Function In Integrated Circuits App 20170068767 - HSIEH; Shang-Chih ;   et al. | 2017-03-09 |
Flip flop circuit Grant 9,584,099 - Liu , et al. February 28, 2 | 2017-02-28 |
Standard cells for predetermined function having different types of layout Grant 9,501,600 - Hsieh , et al. November 22, 2 | 2016-11-22 |
Compressor Circuit And Compressor Circuit Layout App 20160156358 - LIU; Chi-Lin ;   et al. | 2016-06-02 |
Flip-flop circuit Grant 9,356,583 - Liu , et al. May 31, 2 | 2016-05-31 |
Flip Flop Circuit App 20160134265 - LIU; Chi-Lin ;   et al. | 2016-05-12 |
Flip-flop Circuit App 20160065184 - LIU; CHI-LIN ;   et al. | 2016-03-03 |
Method and layout of an integrated circuit Grant 9,245,887 - Chiang , et al. January 26, 2 | 2016-01-26 |
Low-power internal clock gated cell and method Grant 9,203,405 - Liu , et al. December 1, 2 | 2015-12-01 |
Standard cell metal structure directly over polysilicon structure Grant 9,158,877 - Hsieh , et al. October 13, 2 | 2015-10-13 |
Device performance enhancement Grant 9,142,630 - Wu , et al. September 22, 2 | 2015-09-22 |
Low-power Internal Clock Gated Cell And Method App 20150162910 - LIU; Chi-Lin ;   et al. | 2015-06-11 |
Method And Layout Of An Integrated Circuit App 20150035070 - Chiang; Ting-Wei ;   et al. | 2015-02-05 |
Standard Cells For Predetermined Function Having Different Types Of Layout App 20140327471 - HSIEH; Shang-Chih ;   et al. | 2014-11-06 |
Standard Cell Metal Structure Directly Over Polysilicon Structure App 20140327081 - HSIEH; Shang-Chih ;   et al. | 2014-11-06 |
Standard Cell Having Cell Height Being Non-integral Multiple Of Nominal Minimum Pitch App 20140327050 - HSIEH; Shang-Chih ;   et al. | 2014-11-06 |
Integrated circuit layout having mixed track standard cell Grant 8,698,205 - Tzeng , et al. April 15, 2 | 2014-04-15 |
Scan flip-flop circuit having fast setup time Grant 8,667,349 - Hsieh , et al. March 4, 2 | 2014-03-04 |
Device Performance Enhancement App 20140027821 - Wu; Chang-Yu ;   et al. | 2014-01-30 |
Integrated Circuit Layout Having Mixed Track Standard Cell App 20130313615 - TZENG; Jiann-Tyng ;   et al. | 2013-11-28 |
Pulse generator Grant 8,552,785 - Kuo , et al. October 8, 2 | 2013-10-08 |
Meta-hardened flip-flop Grant 8,514,000 - Hsieh , et al. August 20, 2 | 2013-08-20 |
Pulse Generator App 20130113537 - KUO; Ming-Zhang ;   et al. | 2013-05-09 |
Scan Flip-flop Circuit Having Fast Setup Time App 20130042158 - HSIEH; Shang-Chih ;   et al. | 2013-02-14 |
Power supply architecture for structural ASIC Grant 8,068,349 - Wu , et al. November 29, 2 | 2011-11-29 |
Method and apparatus for memory AC timing measurement Grant 7,797,593 - Hsu , et al. September 14, 2 | 2010-09-14 |
Isolation Cell With Test Mode App 20100019774 - WU; Cheng-Chi ;   et al. | 2010-01-28 |
Power Supply Architecture For Structural Asic App 20090251872 - Wu; Chang-Yu ;   et al. | 2009-10-08 |
Method And Apparatus For Memory Ac Timing Measurement App 20090158104 - Hsu; Chih-Chiang ;   et al. | 2009-06-18 |
Register circuit, scanning register circuit utilizing register circuits and scanning method thereof Grant 7,512,856 - Shen , et al. March 31, 2 | 2009-03-31 |
Data-retention Latch For Sleep Mode Application App 20080303573 - Hsieh; Shang-Chih ;   et al. | 2008-12-11 |
Power gating circuit of a signal processing system Grant 7,414,458 - Wu , et al. August 19, 2 | 2008-08-19 |
Register Circuit, Scanning Register Circuit Utilizing Register Circuits And Scanning Method Thereof App 20080116929 - Shen; Tzu-Pin ;   et al. | 2008-05-22 |
Structured Asic Layout Architecture Having Tunnel Wires App 20080116932 - WU; CHANG-YU ;   et al. | 2008-05-22 |
Low Power Consuming Semiconductor Device App 20070272947 - Wu; Jeng-Huang ;   et al. | 2007-11-29 |
Power Gating Circuit of a Signal Processing System App 20070210857 - Wu; Jeng-Huang ;   et al. | 2007-09-13 |
Integrated circuit with power gating function App 20070090815 - Hsieh; Shang-Chih | 2007-04-26 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.