loadpatents
name:-0.0078039169311523
name:-0.0094048976898193
name:-0.0079739093780518
Hsieh; Hung-Yi Patent Filings

Hsieh; Hung-Yi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsieh; Hung-Yi.The latest application filed is for "transmitter with equalization".

Company Profile
8.7.7
  • Hsieh; Hung-Yi - Hsinchu TW
  • HSIEH; Hung-Yi - Hsinchu City TW
  • Hsieh; Hung-Yi - Hsinchu County TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Incremental analog-to-digital converter
Grant 11,265,010 - Shu , et al. March 1, 2
2022-03-01
Transmitter with equalization
Grant 11,128,496 - Hsieh September 21, 2
2021-09-21
Analog-to-digital converter having quantization error duplicate mechanism
Grant 11,121,720 - Weng , et al. September 14, 2
2021-09-14
Transmitter With Equalization
App 20210152399 - HSIEH; Hung-Yi
2021-05-20
Analog-to-digital converter capable of generate digital output signal having different bits
Grant 10,944,418 - Wang , et al. March 9, 2
2021-03-09
Analog-to-digital Converter Having Quantization Error Duplicate Mechanism
App 20210044301 - Weng; Chan-Hsiang ;   et al.
2021-02-11
Amplifier bandwidth calibration of continuous time circuit
Grant 10,833,631 - Hsieh , et al. November 10, 2
2020-11-10
Incremental Analog-to-digital Converter
App 20200343905 - SHU; Yun-Shiang ;   et al.
2020-10-29
Interleaving quantizer in continuous-time delta-sigma modulator for quantization level increment
Grant 10,374,626 - Hsieh
2019-08-06
Amplifier Bandwidth Calibration Of Continuous Time Circuit
App 20190238093 - Hsieh; Hung-Yi ;   et al.
2019-08-01
Analog-to-digital Converter Capable Of Generate Digital Output Signal Having Different Bits
App 20190238151 - Wang; Ting-Yang ;   et al.
2019-08-01
Interleaving Quantizer In Continuous-time Delta-sigma Modulator For Quantization Level Increment
App 20190158111 - Hsieh; Hung-Yi
2019-05-23
Techniques for improving mismatch shaping of dynamic element matching circuit within delta-sigma modulator
Grant 9,985,645 - Chiu , et al. May 29, 2
2018-05-29
Techniques For Improving Mismatch Shaping Of Dynamic Element Matching Circuit Within Delta-sigma Modulator
App 20180048326 - Chiu; Pao-Cheng ;   et al.
2018-02-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed