Hsieh; E. Ray

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsieh; E. Ray.The latest application filed is for "staggered-type tunneling field effect transistor".

Company Profile

5.11.10

Hsieh; E. Ray - Hsinchu TW
Hsieh; E. Ray - Kaohsiung TW
Hsieh; E. Ray - Kaohsiung City TW
Hsieh; E. Ray - Hsin-Chu TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Staggered-type tunneling field effect transistor Grant 11,139,165 - Chung , et al. October 5, 2	2021-10-05
Staggered-type tunneling field effect transistor Grant 11,133,183 - Chung , et al. September 28, 2	2021-09-28
Staggered-type tunneling field effect transistor Grant 11,133,182 - Chung , et al. September 28, 2	2021-09-28
Staggered-type tunneling field effect transistor Grant 11,133,184 - Chung , et al. September 28, 2	2021-09-28
Nonvolatile memory comprising variable resistance transistors and method for operating the same Grant 10,756,267 - Chung , et al. A	2020-08-25
Staggered-type Tunneling Field Effect Transistor App 20200043727 - Chung; Steve S. ; et al.	2020-02-06
Staggered-type Tunneling Field Effect Transistor App 20200043726 - Chung; Steve S. ; et al.	2020-02-06
Staggered-type Tunneling Field Effect Transistor App 20200020526 - Chung; Steve S. ; et al.	2020-01-16
Staggered-type Tunneling Field Effect Transistor App 20200020525 - Chung; Steve S. ; et al.	2020-01-16
Staggered-type tunneling field effect transistor Grant 10,504,721 - Chung , et al. Dec	2019-12-10
Dielectric fuse memory circuit and operation method thereof Grant 10,127,993 - Chung , et al. November 13, 2	2018-11-13
Nonvolatile Memory And Its Operation Method Thereof App 20180294406 - CHUNG; Steve S. ; et al.	2018-10-11
Structure and formation method of semiconductor device structure Grant 9,735,267 - Chung , et al. August 15, 2	2017-08-15
Structure And Formation Method Of Semiconductor Device Structure App 20170222044 - CHUNG; Steve S. ; et al.	2017-08-03
Structure and formation method of semiconductor device structure Grant 9,577,078 - Chung , et al. February 21, 2	2017-02-21
Dielectric Fuse Memory Circuit And Operation Method Thereof App 20170032848 - CHUNG; Steve S. ; et al.	2017-02-02
NAND type variable resistance random access memory and methods Grant 9,548,398 - Chung , et al. January 17, 2	2017-01-17
Staggered-type Tunneling Field Effect Transistor App 20160322460 - Chung; Steve S. ; et al.	2016-11-03
Nonvoltile resistance memory and its operation thereof Grant 9,336,869 - Chung , et al. May 10, 2	2016-05-10
Nonvoltile Resistance Memory And Its Operation Thereof App 20160027507 - CHUNG; Steve S. ; et al.	2016-01-28
NAND-type Resistance Random Access Memory Circuit And Operation Thereof App 20160027844 - CHUNG; Steve S. ; et al.	2016-01-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.