Hsieh; Chang-Jen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsieh; Chang-Jen.The latest application filed is for "via landing enhancement for memory device".

Company Profile

1.7.8

Hsieh; Chang-Jen - Hsinchu City TW
Hsieh; Chang-Jen - Hsinchu TW
Hsieh; Chang-Jen - Hsin-Chu TW
Hsieh; Chang-Jen - Hsin-Chu City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Via Landing Enhancement For Memory Device App 20210280773 - Liao; Chun-Heng ; et al.	2021-09-09
Via landing enhancement for memory device Grant 11,031,543 - Liao , et al. June 8, 2	2021-06-08
Via Landing Enhancement For Memory Device App 20200127189 - Liao; Chun-Heng ; et al.	2020-04-23
Method for reducing topography of non-volatile memory and resulting memory cells Grant 8,809,179 - Wang , et al. August 19, 2	2014-08-19
Flash memory cell with split gate structure and method for forming the same Grant 7,951,670 - Huang , et al. May 31, 2	2011-05-31
Split-gate memory cells and fabrication methods thereof Grant 7,667,261 - Hsieh , et al. February 23, 2	2010-02-23
Split-gate memory cells and fabrication methods thereof Grant 7,652,318 - Hsieh , et al. January 26, 2	2010-01-26
Split-gate memory cells and fabrication methods thereof App 20080121975 - Hsieh; Chang-Jen ; et al.	2008-05-29
Split-gate memory cells and fabrication methods thereof App 20080105917 - Hsieh; Chang-Jen ; et al.	2008-05-08
Method for reducing topography of non-volatile memory and resulting memory cells App 20070241386 - Wang; Shih Wei ; et al.	2007-10-18
Flash memory cell with split gate structure and method for forming the same App 20070205436 - Huang; Chen-Ming ; et al.	2007-09-06
Novel Architecture To Monitor Isolation Integrity Between Floating Gate And Source Line App 20070181936 - Hsieh; Chang-Jen ; et al.	2007-08-09
Architecture to monitor isolation integrity between floating gate and source line Grant 7,226,828 - Hsieh , et al. June 5, 2	2007-06-05
Novel architecture to monitor isolation integrity between floating gate and source line App 20050239247 - Hsieh, Chang-Jen ; et al.	2005-10-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.