loadpatents
Patent applications and USPTO patent grants for HSIA; Steve Kuo-Ren.The latest application filed is for "memory element with a reactive metal layer".
Patent | Date |
---|---|
Memory Element With A Reactive Metal Layer App 20210013262 - CHEVALLIER; Christophe J. ;   et al. | 2021-01-14 |
Memory element with a reactive metal layer Grant 10,833,125 - Chevallier , et al. November 10, 2 | 2020-11-10 |
Memory element with a reactive metal layer Grant 10,797,106 - Chevallier , et al. October 6, 2 | 2020-10-06 |
Memory Element With A Reactive Metal Layer App 20190305047 - CHEVALLIER; Christophe J. ;   et al. | 2019-10-03 |
Memory element with a reactive metal layer Grant 10,340,312 - Chevallier , et al. | 2019-07-02 |
Memory Element With A Reactive Metal Layer App 20180122857 - Chevallier; Christophe J. ;   et al. | 2018-05-03 |
Memory element with a reactive metal layer Grant 9,806,130 - Chevallier , et al. October 31, 2 | 2017-10-31 |
Memory Element With A Reactive Metal Layer App 20170179197 - Chevallier; Christophe J. ;   et al. | 2017-06-22 |
Memory element with a reactive metal layer Grant 9,570,515 - Chevallier , et al. February 14, 2 | 2017-02-14 |
Memory Element With A Reactive Metal Layer App 20160005793 - Chevallier; Christophe J. ;   et al. | 2016-01-07 |
Memory element with a reactive metal layer Grant 9,159,408 - Chevallier , et al. October 13, 2 | 2015-10-13 |
Memory Element With a Reactive Metal Layer App 20140211542 - Chevallier; Christophe J. ;   et al. | 2014-07-31 |
Memory element with a reactive metal layer Grant 8,675,389 - Chevallier , et al. March 18, 2 | 2014-03-18 |
Method for fabricating multi-resistive state memory devices Grant 8,611,130 - Rinerson , et al. December 17, 2 | 2013-12-17 |
Method For Fabricating Multi Resistive State Memory Devices App 20120064691 - RINERSON; DARRELL ;   et al. | 2012-03-15 |
Memory Element With A Reactive Metal Layer App 20120033481 - RINERSON; DARRELL ;   et al. | 2012-02-09 |
Method for fabricating multi-resistive state memory devices Grant 8,062,942 - Rinerson , et al. November 22, 2 | 2011-11-22 |
Multi-resistive state memory device with conductive oxide electrodes App 20110186803 - Rinerson; Darrell ;   et al. | 2011-08-04 |
Integrated circuit including four layers of vertically stackedembedded re-writeable non-volatile two-terminal memory App 20110080767 - Rinerson; Darrell ;   et al. | 2011-04-07 |
Multi-resistive state memory device with conductive oxide electrodes Grant 7,889,539 - Rinerson , et al. February 15, 2 | 2011-02-15 |
Selection device for re-writable memory Grant 7,884,349 - Rinerson , et al. February 8, 2 | 2011-02-08 |
Four vertically stacked memory layers in a non-volatile re-writeable memory device Grant 7,847,330 - Rinerson , et al. December 7, 2 | 2010-12-07 |
Multi-resistive state memory device with conductive oxide electrodes App 20100157657 - Rinerson; Darrell ;   et al. | 2010-06-24 |
Multi-resistive state memory device with conductive oxide electrodes Grant 7,633,790 - Rinerson , et al. December 15, 2 | 2009-12-15 |
Four vertically stacked memory layers in a non-volatile re-writeable memory device App 20090213633 - Rinerson; Darrell ;   et al. | 2009-08-27 |
Conductive memory stack with sidewall Grant 7,528,405 - Rinerson , et al. May 5, 2 | 2009-05-05 |
Multi-resistive state memory device with conductive oxide electrodes App 20090045390 - Rinerson; Darrel ;   et al. | 2009-02-19 |
Selection device for Re-Writable memory App 20090016094 - Rinerson; Darrell ;   et al. | 2009-01-15 |
Method for fabricating multi-resistive state memory devices App 20080293196 - Rinerson; Darrell ;   et al. | 2008-11-27 |
Conductive memory stack with non-uniform width Grant 7,439,082 - Rinerson , et al. October 21, 2 | 2008-10-21 |
Conductive memory device with conductive oxide electrodes Grant 7,400,006 - Rinerson , et al. July 15, 2 | 2008-07-15 |
Multi-resistive state element with reactive metal Grant 7,394,679 - Rinerson , et al. July 1, 2 | 2008-07-01 |
Resistive memory device with a treated interface Grant 7,326,979 - Rinerson , et al. February 5, 2 | 2008-02-05 |
Conductive memory stack with sidewall App 20070158716 - Rinerson; Darrell ;   et al. | 2007-07-12 |
Conductive memory stack with sidewall Grant 7,186,569 - Rinerson , et al. March 6, 2 | 2007-03-06 |
Multi-resistive state element with reactive metal App 20060245243 - Rinerson; Darrell ;   et al. | 2006-11-02 |
Multi-resistive state element with reactive metal Grant 7,082,052 - Rinerson , et al. July 25, 2 | 2006-07-25 |
Multi-resistive state material that uses dopants Grant 7,071,008 - Rinerson , et al. July 4, 2 | 2006-07-04 |
Conductive memory device with conductive oxide electrodes Grant 7,067,862 - Rinerson , et al. June 27, 2 | 2006-06-27 |
Cross point memory array with fast access time Grant 7,057,914 - Rinerson , et al. June 6, 2 | 2006-06-06 |
Memory array with high temperature wiring Grant 7,042,035 - Rinerson , et al. May 9, 2 | 2006-05-09 |
2-terminal trapped charge memory device with voltage switchable multi-level resistance Grant 7,038,935 - Rinerson , et al. May 2, 2 | 2006-05-02 |
Memory element having islands Grant 6,972,985 - Rinerson , et al. December 6, 2 | 2005-12-06 |
Providing a reference voltage to a cross point memory array Grant 6,970,375 - Rinerson , et al. November 29, 2 | 2005-11-29 |
Multi-layer conductive memory device Grant 6,965,137 - Kinney , et al. November 15, 2 | 2005-11-15 |
Multi-resistive state element with reactive metal App 20050174835 - Rinerson, Darrell ;   et al. | 2005-08-11 |
High-density NVRAM Grant 6,917,539 - Rinerson , et al. July 12, 2 | 2005-07-12 |
Multiple modes of operation in a cross point array Grant 6,909,632 - Rinerson , et al. June 21, 2 | 2005-06-21 |
Conductive Memory Stack With Non-uniform Width App 20050101086 - Rinerson, Darrell ;   et al. | 2005-05-12 |
Re-writable memory with non-linear memory element Grant 6,870,755 - Rinerson , et al. March 22, 2 | 2005-03-22 |
Cross point memory array with memory plugs exhibiting a characteristic hysteresis Grant 6,850,429 - Rinerson , et al. February 1, 2 | 2005-02-01 |
Multiple modes of operation in a cross point array App 20050013172 - Rinerson, Darrell ;   et al. | 2005-01-20 |
Cross point memory array using multiple modes of operation Grant 6,834,008 - Rinerson , et al. December 21, 2 | 2004-12-21 |
Cross point memory array using distinct voltages Grant 6,831,854 - Rinerson , et al. December 14, 2 | 2004-12-14 |
Conductive Memory Stack With Sidewall App 20040228172 - Rinerson, Darrell ;   et al. | 2004-11-18 |
Multi-output multiplexor Grant 6,798,685 - Rinerson , et al. September 28, 2 | 2004-09-28 |
Rewritable Memory With Non-linear Memory Element App 20040170040 - Rinerson, Darrell ;   et al. | 2004-09-02 |
Re-writable memory with multiple memory layers App 20040160820 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Line Drivers That Fit Within A Specified Line Pitch App 20040160849 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Cross Point Memory Array Using Multiple Modes Of Operation App 20040160818 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Cross Point Memory Array Using Distinct Voltages App 20040160808 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Providing a reference voltage to a cross point memory array App 20040160806 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Multi-layer Conductive Memory Device App 20040159867 - Kinney, Wayne ;   et al. | 2004-08-19 |
Memory array with high temperature wiring App 20040159869 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Layout of driver sets in a cross point memory array App 20040160847 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Conductive memory device with barrier electrodes App 20040159868 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Resistive memory device with a treated interface App 20040159828 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Cross point memory array with memory plugs exhibiting a characteristic hysteresis App 20040160807 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Multi-output Multiplexor App 20040160805 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Non-volatile Memory With A Single Transistor And Resistive Memory Element App 20040160817 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Line drivers that use minimal metal layers App 20040160846 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Multi-resistive State Material That Uses Dopants App 20040161888 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Cross point memory array with fast access time App 20040160848 - Rinerson, Darrell ;   et al. | 2004-08-19 |
High-density NVRAM App 20040160819 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Multiplexor having a reference voltage on unselected lines App 20040160841 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Memory Array Of A Non-volatile Ram App 20040160804 - Rinerson, Darrell ;   et al. | 2004-08-19 |
2-Terminal trapped charge memory device with voltage switchable multi-level resistance App 20040160812 - Rinerson, Darrell ;   et al. | 2004-08-19 |
Cross point memory array using multiple thin films Grant 6,753,561 - Rinerson , et al. June 22, 2 | 2004-06-22 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.