Hsia; Steve K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hsia; Steve K..The latest application filed is for "laser annealing of complex metal oxides (cmo) memory materials for non-volatile memory integrated circuits".

Company Profile

0.9.5

Hsia; Steve K. - San Jose CA
Hsia; Steve K. - Saratoga CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Low temperature deposition of complex metal oxides (CMO) memory materials for non-volatile memory integrated circuits Grant 7,063,984 - Nagashima , et al. June 20, 2	2006-06-20
Virtual ground single transistor memory cell, memory array incorporating same, and method of operation thereof Grant 6,873,004 - Han , et al. March 29, 2	2005-03-29
Laser Annealing Of Complex Metal Oxides (cmo) Memory Materials For Non-volatile Memory Integrated Circuits App 20040180144 - Nagashima, Makoto ; et al.	2004-09-16
Low temperature deposition of complex metal oxides (CMO) memory materials for non-volatile memory integrated circuits App 20040180542 - Nagashima, Makoto ; et al.	2004-09-16
Method and apparatus for multiple byte or page mode programming of a flash memory array Grant 6,747,899 - Hsia , et al. June 8, 2	2004-06-08
Method and apparatus for multiple byte or page mode programming of a flash memory array Grant 6,731,544 - Han , et al. May 4, 2	2004-05-04
Threshold voltage convergence Grant 6,728,140 - Han , et al. April 27, 2	2004-04-27
Threshold voltage convergence App 20030103381 - Han, Kyung Joon ; et al.	2003-06-05
Method and apparatus for multiple byte or page mode programming and reading and for erasing of a flash memory array App 20020167844 - Han, Kyung Joon ; et al.	2002-11-14
Method and apparatus for multiple byte or page mode programming and reading of a flash memory array App 20020167843 - Hsia, Steve K. ; et al.	2002-11-14
Memory circuit with pumped voltage for erase and program operations Grant 5,313,429 - Chevallier , et al. May 17, 1	1994-05-17
Memory array architecture for flash memory Grant 5,185,718 - Rinerson , et al. February 9, 1	1993-02-09
High density EEPROM cell and process for making the cell Grant 5,033,023 - Hsia , et al. July 16, 1	1991-07-16
Process for making a high density split gate nonvolatile memory cell Grant 4,861,730 - Hsia , et al. August 29, 1	1989-08-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.