Howard; Jason M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Howard; Jason M..The latest application filed is for "large-scale matrix restructuring and matrix-scalar operations".

Company Profile

10.6.14

Howard; Jason M. - Portland OR
Howard; Jason M - Beaverton OR
Howard, Jason M. - Beaverton OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks

Patent Activity

Patent	Date
Large-scale Matrix Restructuring And Matrix-scalar Operations App 20220100508 - Pawlowski; Robert ; et al.	2022-03-31
System, Apparatus And Method For User Space Object Coherency In A Processor App 20220091987 - FRYMAN; JOSHUA B. ; et al.	2022-03-24
Memory System Architecture For Multi-threaded Processors App 20210389984 - PAWLOWSKI; Robert ; et al.	2021-12-16
Memory system architecture for multi-threaded processors Grant 11,106,494 - Pawlowski , et al. August 31, 2	2021-08-31
System, apparatus and method for barrier synchronization in a multi-threaded processor Grant 11,061,742 - Pawlowski , et al. July 13, 2	2021-07-13
Hardware Support For Dual-memory Atomic Operations App 20200401412 - PAWLOWSKI; Robert ; et al.	2020-12-24
Multi-processor system with configurable cache sub-domains and cross-die memory coherency Grant 10,795,819 - Pawlowski , et al. October 6, 2	2020-10-06
Memory System Architecture For Multi-threaded Processors App 20200104164 - PAWLOWSKI; Robert ; et al.	2020-04-02
System, Apparatus And Method For Barrier Synchronization In A Multi-threaded Processor App 20200004602 - Pawlowski; Robert ; et al.	2020-01-02
Structures and operations of integrated circuits having network of configurable switches Grant 10,476,492 - More , et al. Nov	2019-11-12
Instruction Set Architecture To Facilitate Energy-efficient Computing For Exascale Architectures App 20190303159 - FRYMAN; Joshua B. ; et al.	2019-10-03
System, apparatus and method for low overhead control transfer to alternate address space in a processor Grant 10,296,338 - Boswell , et al.	2019-05-21
Structures And Operations Of Integrated Circuits Having Network Of Configurable Switches App 20190109590 - More; Ankit ; et al.	2019-04-11
Storage Architectures For Graph Analysis Applications App 20190042613 - Eyerman; Stijn ; et al.	2019-02-07
Optimized Memory Access Bandwidth Devices, Systems, And Methods For Processing Low Spatial Locality Data App 20180285252 - Kwon; Kon-Woo ; et al.	2018-10-04
System, Apparatus And Method For Low Overhead Control Transfer To Alternate Address Space In A Processor App 20180165203 - Boswell; Brent R. ; et al.	2018-06-14
Fast single precision floating point accumulator using base 32 system Grant 6,988,119 - Hoskote , et al. January 17, 2	2006-01-17
Multi-threaded multiply accumulator App 20030154227 - Howard, Jason M. ; et al.	2003-08-14
Fast single precision floating point accumulator using base 32 system App 20030028572 - Hoskote, Yatin ; et al.	2003-02-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.