Howard; Gregory E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Howard; Gregory E..The latest application filed is for "galvanic isolator".

Company Profile

1.65.76

Howard; Gregory E. - Plano TX
Howard; Gregory E. - Dallas TX US
Howard; Gregory E - Plano TX
Howard; Gregory E - Dallas TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Galvanic isolator Grant 10,594,162 - Bhamidipati , et al.	2020-03-17
Galvanic Isolator App 20170033614 - Bhamidipati; Bharadvaj ; et al.	2017-02-02
Galvanic isolator Grant 9,496,926 - Bhamidipati , et al. November 15, 2	2016-11-15
Semiconductor package having etched foil capacitor integrated into leadframe Grant 9,373,572 - Howard , et al. June 21, 2	2016-06-21
Semiconductor Package Having Etched Foil Capacitor Integrated Into Leadframe App 20160035655 - Howard; Gregory E. ; et al.	2016-02-04
Differential transmission line pairs using a coupling orthogonalization approach to reduce cross-talk Grant 9,240,619 - Howard , et al. January 19, 2	2016-01-19
Semiconductor package having etched foil capacitor integrated into leadframe Grant 9,165,873 - Howard , et al. October 20, 2	2015-10-20
Semiconductor package having etched foil capacitor integrated into leadframe Grant 9,142,496 - Howard , et al. September 22, 2	2015-09-22
Galvanic Isolator App 20140346887 - BHAMIDIPATI; BHARADVAJ ; et al.	2014-11-27
Structure for high-speed signal integrity in semiconductor package with single-metal-layer substrate Grant 8,723,337 - Howard , et al. May 13, 2	2014-05-13
Advanced CMOS using super steep retrograde wells Grant 8,703,568 - Babcock , et al. April 22, 2	2014-04-22
Apparatus for broadband matching Grant 8,680,403 - Howard , et al. March 25, 2	2014-03-25
Structure for High-Speed Signal Integrity in Semiconductor Package with Single-Metal-Layer Substrate App 20130134579 - Howard; Gregory E. ; et al.	2013-05-30
Apparatus For Broadband Matching App 20130062105 - Howard; Gregory E. ; et al.	2013-03-14
MEMS package having formed metal lid Grant 8,309,388 - Wachtler , et al. November 13, 2	2012-11-13
Using A Coupling Orthogonalization Approach To Reduce Cross-talk App 20120275122 - Howard; Gregory E. ; et al.	2012-11-01
Control of dopant diffusion from buried layers in bipolar integrated circuits Grant 8,247,300 - Babcock , et al. August 21, 2	2012-08-21
Advanced Cmos Using Super Steep Retrograde Wells App 20120164802 - Babcock; Jeffrey A. ; et al.	2012-06-28
Thermally enhanced semiconductor devices Grant 8,203,197 - Swanson , et al. June 19, 2	2012-06-19
Advanced CMOS using super steep retrograde wells Grant 8,129,246 - Babcock , et al. March 6, 2	2012-03-06
Variable thickness single mask etch process Grant 8,053,256 - Howard , et al. November 8, 2	2011-11-08
IC having voltage regulated integrated Faraday shield Grant 8,053,873 - Chauhan , et al. November 8, 2	2011-11-08
Heat extraction from packaged semiconductor chips, scalable with chip area Grant 7,989,949 - Gupta , et al. August 2, 2	2011-08-02
Advanced Cmos Using Super Steep Retrograde Wells App 20110111553 - Babcock; Jeffrey A. ; et al.	2011-05-12
Array-processed stacked semiconductor packages Grant 7,892,889 - Howard , et al. February 22, 2	2011-02-22
Advanced CMOS using super steep retrograde wells Grant 7,883,977 - Babcock , et al. February 8, 2	2011-02-08
Control Of Dopant Diffusion From Buried Layers In Bipolar Integrated Circuits App 20100279481 - Babcock; Jeffrey A. ; et al.	2010-11-04
Thermally Enhanced Semiconductor Devices App 20100193909 - Swanson; Leland Scott ; et al.	2010-08-05
Variable Thickness Single Mask Etch Process App 20100167424 - Howard; Gregory E. ; et al.	2010-07-01
Passive Device Trimming App 20100167427 - Howard; Gregory E. ; et al.	2010-07-01
Advanced CMOS using super steep retrograde wells Grant 7,655,523 - Babcock , et al. February 2, 2	2010-02-02
Array-Processed Stacked Semiconductor Packages App 20090305464 - HOWARD; Gregory E. ; et al.	2009-12-10
Ic Having Voltage Regulated Integrated Faraday Shield App 20090302438 - CHAUHAN; SATYENDRA SINGH ; et al.	2009-12-10
Heat Extraction from Packaged Semiconductor Chips, Scalable with Chip Area App 20090267218 - GUPTA; Vikas ; et al.	2009-10-29
MEMS Package Having Formed Metal Lid App 20090267223 - WACHTLER; Kurt P. ; et al.	2009-10-29
Heat extraction from packaged semiconductor chips, scalable with chip area Grant 7,572,679 - Gupta , et al. August 11, 2	2009-08-11
Advanced Cmos Using Super Steep Retrograde Wells App 20090130805 - Babcock; Jeffrey A. ; et al.	2009-05-21
MOSFET having channel in bulk semiconductor and source/drain on insulator, and method of fabrication Grant 7,514,304 - Howard April 7, 2	2009-04-07
Versatile system for cross-lateral junction field effect transistor Grant 7,508,013 - Howard , et al. March 24, 2	2009-03-24
Advanced CMOS using super steep retrograde wells Grant 7,501,324 - Babcock , et al. March 10, 2	2009-03-10
Semiconductor Package Having A Grid Array Of Pin-attached Balls App 20090061566 - HOWARD; GREGORY E. ; et al.	2009-03-05
Transistor apparatus Grant 7,498,654 - Swanson , et al. March 3, 2	2009-03-03
Thermally Enhanced Semiconductor Devices App 20090001517 - Swanson; Leland Scott ; et al.	2009-01-01
Semiconductor package having a grid array of pin-attached balls Grant 7,462,783 - Howard , et al. December 9, 2	2008-12-09
Versatile system for cross-lateral junction field effect transistor Grant 7,459,357 - Howard , et al. December 2, 2	2008-12-02
On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits Grant 7,422,972 - Babcock , et al. September 9, 2	2008-09-09
Advanced CMOS Using Super Steep Retrograde Wells App 20080132012 - Babcock; Jeffrey A. ; et al.	2008-06-05
Semiconductor packages for enhanced number of terminals, speed and power performance Grant 7,338,837 - Howard , et al. March 4, 2	2008-03-04
Array-Processed Stacked Semiconductor Packages App 20080023805 - Howard; Gregory E. ; et al.	2008-01-31
Versatile System for Cross-Lateral Junction Field Effect Transistor App 20070281407 - Howard; Gregory E. ; et al.	2007-12-06
Versatile System for Cross-Lateral Junction Field Effect Transistor App 20070281408 - Howard; Gregory E. ; et al.	2007-12-06
Versatile system for cross-lateral junction field effect transistor Grant 7,288,800 - Howard , et al. October 30, 2	2007-10-30
Transistor apparatus App 20070246800 - Swanson; Leland Scott ; et al.	2007-10-25
System and method for modeling an integrated circuit system Grant 7,281,223 - Kiel , et al. October 9, 2	2007-10-09
Advanced CMOS using super steep retrograde wells Grant 7,199,430 - Babcock , et al. April 3, 2	2007-04-03
Bipolar transistor having base over buried insulating and polycrystalline regions Grant 7,180,159 - Howard February 20, 2	2007-02-20
Via structure of packages for high frequency semiconductor devices Grant 7,154,047 - Howard December 26, 2	2006-12-26
Mosfet Having Channel In Bulk Semiconductor And Source/drain On Insulator, And Method Of Fabrication App 20060267061 - Howard; Gregory E.	2006-11-30
Advanced CMOS using Super Steep Retrograde Wells App 20060197158 - Babcock; Jeffrey A. ; et al.	2006-09-07
Advanced CMOS using super steep retrograde wells App 20060175657 - Babcock; Jeffrey A. ; et al.	2006-08-10
Method of forming integrated circuit contacts Grant 7,087,479 - Swanson , et al. August 8, 2	2006-08-08
Versatile system for cross-lateral junction field effect transisor App 20060151804 - Howard; Gregory E. ; et al.	2006-07-13
Advanced CMOS using super steep retrograde wells Grant 7,064,399 - Babcock , et al. June 20, 2	2006-06-20
Carbide emitter mask etch stop Grant 7,034,379 - Swanson , et al. April 25, 2	2006-04-25
System and method for modeling an integrated circuit system App 20060048081 - Kiel; Stephen N. ; et al.	2006-03-02
Semiconductor package having a grid array of pin-attached balls App 20060021795 - Howard; Gregory E. ; et al.	2006-02-02
Bipolar transistor having base over buried insulating and polycrystalline regions, and method of fabrication App 20060011943 - Howard; Gregory E.	2006-01-19
MOSFET having channel in bulk semiconductor and source/drain on insulator, and method of fabrication App 20050274951 - Howard, Gregory E.	2005-12-15
On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits App 20050258990 - Babcock, Jeffrey A. ; et al.	2005-11-24
Implant-controlled-channel vertical JFET App 20050247955 - Howard, Gregory E. ; et al.	2005-11-10
Control of dopant diffusion from buried layers in bipolar integrated circuits App 20050250289 - Babcock, Jeffrey A. ; et al.	2005-11-10
On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits Grant 6,958,523 - Babcock , et al. October 25, 2	2005-10-25
Double diffused vertical JFET App 20050194621 - Howard, Gregory E. ; et al.	2005-09-08
Via structure of packages for high frequency semiconductor devices App 20050191785 - Howard, Gregory E.	2005-09-01
Lateral heterojunction bipolar transistor Grant 6,927,428 - Babcock , et al. August 9, 2	2005-08-09
Scribe street width reduction by deep trench and shallow saw cut App 20050140030 - Howard, Gregory E. ; et al.	2005-06-30
Flexible package with rigid substrate segments for high density integrated circuit systems App 20050133929 - Howard, Gregory E.	2005-06-23
System and method for delivering power to a semiconductor device App 20050133901 - Edwards, Darvin R. ; et al.	2005-06-23
Wire loop grid array package App 20050133928 - Howard, Gregory E. ; et al.	2005-06-23
Implant-controlled-channel vertical JFET Grant 6,909,125 - Howard , et al. June 21, 2	2005-06-21
Semiconductor packages for enhanced number of terminals, speed and power performance App 20050127492 - Howard, Gregory E. ; et al.	2005-06-16
Method for constructing a metal oxide semiconductor field effect transistor Grant 6,905,932 - Howard , et al. June 14, 2	2005-06-14
Bipolar junction transistor with a counterdoped collector region Grant 6,894,366 - Howard , et al. May 17, 2	2005-05-17
Scribe street width reduction by deep trench and shallow saw cut Grant 6,890,836 - Howard , et al. May 10, 2	2005-05-10
Method for manufacturing a bipolar junction transistor Grant 6,887,765 - Howard , et al. May 3, 2	2005-05-03
Semiconductor packages for enhanced number of terminals, speed and power performance Grant 6,873,040 - Howard , et al. March 29, 2	2005-03-29
Method of forming integrated circuit contacts App 20050064692 - Swanson, Leland S. ; et al.	2005-03-24
Double diffused vertical JFET Grant 6,861,678 - Howard , et al. March 1, 2	2005-03-01
Semiconductor circuit with mechanically attached lid Grant 6,847,106 - Howard , et al. January 25, 2	2005-01-25
Double Diffused Vertical Jfet App 20050012111 - Howard, Gregory E. ; et al.	2005-01-20
Implant-controlled-channel vertical JFET App 20050006663 - Howard, Gregory E. ; et al.	2005-01-13
Semiconductor packages for enhanced number of terminals, speed and power performance App 20050006739 - Howard, Gregory E. ; et al.	2005-01-13
Integrated process for high voltage and high performance silicon-on-insulator bipolar devices Grant 6,838,348 - Babcock , et al. January 4, 2	2005-01-04
Method of forming integrated circuit contacts Grant 6,833,300 - Swanson , et al. December 21, 2	2004-12-21
Using solder balls of multiple sizes to couple one or more semiconductor structures to an electrical device App 20040245624 - Swanson, Leland S. ; et al.	2004-12-09
Scribe street width reduction by deep trench and shallow saw cut App 20040232524 - Howard, Gregory E. ; et al.	2004-11-25
Scribe street width reduction by deep trench and shallow saw cut App 20040235272 - Howard, Gregory E. ; et al.	2004-11-25
Integrated process for high voltage and high performance silicon-on-insulator bipolar devices App 20040207046 - Babcock, Jeffrey A. ; et al.	2004-10-21
Lateral heterojunction bipolar transistor App 20040188802 - Babcock, Jeffrey A. ; et al.	2004-09-30
Recessed-bond semiconductor package substrate App 20040183167 - Hortaleza, Edgardo R. ; et al.	2004-09-23
Lateral heterojunction bipolar transistor Grant 6,794,237 - Babcock , et al. September 21, 2	2004-09-21
System and method to improve IC fabrication through selective fusing Grant 6,789,238 - Swanson , et al. September 7, 2	2004-09-07
Integrated process for high voltage and high performance silicon-on-insulator bipolar devices Grant 6,770,952 - Babcock , et al. August 3, 2	2004-08-03
Laser alignment structure for integrated circuits App 20040145066 - Swanson, Leland S. ; et al.	2004-07-29
Method of forming integrated circuit contacts App 20040147110 - Swanson, Leland S. ; et al.	2004-07-29
Ball grid array package for high speed devices Grant 6,762,498 - Morrison , et al. July 13, 2	2004-07-13
Method for constructing a metal oxide semiconductor field effect transistor App 20040106270 - Howard, Gregory E. ; et al.	2004-06-03
Method for manufacturing a bipolar junction transistor Grant 6,734,073 - Howard , et al. May 11, 2	2004-05-11
High breakdown voltage transistor and method Grant 6,724,066 - Swanson , et al. April 20, 2	2004-04-20
Carbide emitter mask etch stop App 20040046233 - Swanson, Leland S. ; et al.	2004-03-11
Method for constructing a metal oxide semiconductor field effect transistor Grant 6,680,504 - Howard , et al. January 20, 2	2004-01-20
System and method to improve IC fabrication through selective fusing App 20040006755 - Swanson, Leland ; et al.	2004-01-08
Method and system for integrating shallow trench and deep trench isolation structures in a semiconductor device Grant 6,667,226 - Pinto , et al. December 23, 2	2003-12-23
P-i-n transit time silicon-on-insulator device Grant 6,660,616 - Babcock , et al. December 9, 2	2003-12-09
Carbide emitter mask etch stop Grant 6,656,811 - Swanson , et al. December 2, 2	2003-12-02
Lateral heterojunction bipolar transistor App 20030122154 - Babcock, Jeffrey A. ; et al.	2003-07-03
Carbide emitter mask etch stop App 20030119249 - Swanson, Leland S. ; et al.	2003-06-26
Control of dopant diffusion from buried layers in bipolar integrated circuits App 20030082882 - Babcock, Jeffrey A. ; et al.	2003-05-01
Control of dopant diffusion from polysilicon emitters in bipolar integrated circuits App 20030080394 - Babcock, Jeffrey A. ; et al.	2003-05-01
Blocking of boron diffusion through the emitter-emitter poly interface in PNP HBTs through use of a SiC layer at the top of the emitter epi layer Grant 6,552,375 - Swanson , et al. April 22, 2	2003-04-22
High breakdown voltage transistor and method App 20020158309 - Swanson, Leland ; et al.	2002-10-31
Integrated process for high voltage and high performance silicon-on-insulator bipolar devices App 20020160562 - Babcock, Jeffrey A. ; et al.	2002-10-31
P-i-n transit time silicon-on-insulator device App 20020100950 - Babcock, Jeffrey A. ; et al.	2002-08-01
Blocking of boron diffusion through the emitter-emitter poly interface in PNP HBTs through use of a SiC layer at the top of the emitter EPI layer App 20020094658 - Swanson, Leland S. ; et al.	2002-07-18
Method for constructing a metal oxide semiconductor field effect transistor App 20020081792 - Howard, Gregory E. ; et al.	2002-06-27
Method and system for integrating shallow trench and deep trench isolation structures in a semiconductor device App 20020081809 - Pinto, Angelo ; et al.	2002-06-27
Method for manufacturing a bipolar junction transistor App 20020076893 - Howard, Gregory E. ; et al.	2002-06-20
Method for manufacturing a bipolar junction transistor App 20020076892 - Howard, Gregory E. ; et al.	2002-06-20
Programmable neuron MOSFET on SOI Grant 6,407,425 - Babcock , et al. June 18, 2	2002-06-18
Programmable neuron MOSFET on SOI App 20020047155 - Babcock, Jeffrey A. ; et al.	2002-04-25
Bipolar junction transistor App 20020041008 - Howard, Gregory E. ; et al.	2002-04-11
Blocking of boron diffusion through the emitter-emitter poly interface in PNP HBTs through use of a SiC layer at the top of the emitter epi layer Grant 6,362,065 - Swanson , et al. March 26, 2	2002-03-26
On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits App 20020033519 - Babcock, Jeffrey A. ; et al.	2002-03-21
Advanced CMOS using super steep retrograde wells App 20020033511 - Babcock, Jeffrey A. ; et al.	2002-03-21
RF voltage controlled capacitor on thick-film SOI App 20020008268 - Babcock, Jeffrey A. ; et al.	2002-01-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.