Howard; David William

Patent Applications and Registrations

Patent applications and USPTO patent grants for Howard; David William.The latest application filed is for "memory circuit".

Company Profile

1.13.12

Howard; David William - Cambridge GB
Howard; David William - Cherry Hinton GB

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Array of programmable memory elements with an array of second circuit elements Grant 10,504,573 - Myers , et al. Dec	2019-12-10
Memory Circuit App 20180268885 - MYERS; James Edward ; et al.	2018-09-20
Power gating in an electronic device Grant 9,720,434 - Myers , et al. August 1, 2	2017-08-01
Power Gating in an Electronic Device App 20150355662 - Myers; James Edward ; et al.	2015-12-10
Integrated circuit and method for controlling load on the output from on-chip voltage generation circuitry Grant 8,665,009 - Myers , et al. March 4, 2	2014-03-04
An Integrated Circuit And Method For Controlling Load On The Output From On-chip Voltage Generation Circuitry App 20140035661 - MYERS; James Edward ; et al.	2014-02-06
Signal value storage circuitry with transition detector Grant 8,502,561 - Howard , et al. August 6, 2	2013-08-06
Integrated circuit, method of generating a layout of an integrated circuit using standard cells, and a standard cell library providing such standard cells Grant 8,451,026 - Biggs , et al. May 28, 2	2013-05-28
Signal value storage circuitry with transition detector App 20130002298 - Howard; David William ; et al.	2013-01-03
Integrated circuit, method of generating a layout of an integrated circuit using standard cells, and a standard cell library providing such standard cells App 20120286858 - Biggs; John Philip ; et al.	2012-11-15
Power controlling integrated circuit cell Grant 7,863,778 - Flynn , et al. January 4, 2	2011-01-04
Integrated circuit power-on control and programmable comparator Grant 7,605,644 - Idgunji , et al. October 20, 2	2009-10-20
Power Controlling Integrated Circuit Cell App 20090066164 - Flynn; David Walter ; et al.	2009-03-12
Output driver circuit having a clamped mode and an operating mode App 20090027099 - Howard; David William ; et al.	2009-01-29
Integrated circuit power-on control and programmable comparator App 20080272809 - Idgunji; Sachin Satish ; et al.	2008-11-06
Leakage mitigation logic Grant 7,447,099 - Ford , et al. November 4, 2	2008-11-04
Output driver circuit having a clamped mode and an operating mode App 20080061848 - Howard; David William ; et al.	2008-03-13
Leakage mitigation logic App 20070171731 - Ford; Simon Michael ; et al.	2007-07-26
Latch circuit including a data retention latch Grant 7,154,317 - Flynn , et al. December 26, 2	2006-12-26
Latch circuit including a data retention latch App 20060152268 - Flynn; David Walter ; et al.	2006-07-13
Data storage apparatus and method with two stage reading Grant 5,754,816 - Howard May 19, 1	1998-05-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.