Hovis; William Paul

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hovis; William Paul.The latest application filed is for "workload balancing among computing modules".

Company Profile

18.60.72

Hovis; William Paul - Sammamish WA
Hovis; William Paul - Rochester MN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Clock frequency adjustment for workload changes in integrated circuit devices Grant 11,209,886 - Hovis , et al. December 28, 2	2021-12-28
Predictive voltage transient reduction in integrated circuits Grant 11,105,844 - Hovis , et al. August 31, 2	2021-08-31
Integrated circuit power domains segregated among power supply phases Grant 11,093,019 - Hovis , et al. August 17, 2	2021-08-17
Thermal rotation of power supply phases Grant 11,016,551 - Ranta , et al. May 25, 2	2021-05-25
Integrated circuit operation adjustment using redundant elements Grant 11,010,330 - Hovis , et al. May 18, 2	2021-05-18
Workload Balancing Among Computing Modules App 20210089364 - Blankenburg; Garrett Douglas ; et al.	2021-03-25
Clock Frequency Adjustment For Workload Changes In Integrated Circuit Devices App 20210081016 - Hovis; William Paul ; et al.	2021-03-18
Processor device supply voltage characterization Grant 10,928,885 - Hovis , et al. February 23, 2	2021-02-23
Integrated Circuit Power Domains Segregated Among Power Supply Phases App 20210034136 - Hovis; William Paul ; et al.	2021-02-04
Predictive Voltage Transient Reduction In Integrated Circuits App 20200408832 - Hovis; William Paul ; et al.	2020-12-31
Through-board Decoupling Capacitance Arrangements For Integrated Circuit Devices App 20200411495 - Hovis; William Paul ; et al.	2020-12-31
Software-correlated Supply Voltages For Processing Devices App 20200409450 - Hovis; William Paul ; et al.	2020-12-31
Through-board Power Control Arrangements For Integrated Circuit Devices App 20200411494 - Hovis; William Paul ; et al.	2020-12-31
Through-silicon Vias And Decoupling Capacitance App 20200373224 - Daly; Gregory M. ; et al.	2020-11-26
Power Pass-through Decoupling Capacitance Arrangements For Integrated Circuit Devices App 20200373285 - Hovis; William Paul ; et al.	2020-11-26
Decoupling Capacitance Arrangements For Integrated Circuit Devices App 20200373260 - Hovis; William Paul ; et al.	2020-11-26
Thermal Rotation Of Power Supply Phases App 20200310519 - Ranta; Steven William ; et al.	2020-10-01
Thermal arrangement of modules in server assemblies Grant 10,755,020 - Hernandez Mojica , et al. A	2020-08-25
Load Line Regulation Via Clamping Voltage App 20200089300 - ATKINSON; Peter ; et al.	2020-03-19
Load line regulation via clamping voltage Grant 10,503,231 - Atkinson , et al. Dec	2019-12-10
Integrated Circuit Operation Adjustment Using Redundant Elements App 20190278741 - HOVIS; William Paul ; et al.	2019-09-12
Input voltage reduction for processing devices Grant 10,338,670 - Hovis , et al.	2019-07-02
Processor Device Supply Voltage Characterization App 20190171278 - Hovis; William Paul ; et al.	2019-06-06
Voltage based thermal control of processing device Grant 10,310,572 - Hovis , et al.	2019-06-04
Power based thermal management of device Grant 10,268,248 - Hovis , et al.	2019-04-23
Processor device voltage characterization Grant 10,248,186 - Hovis , et al.	2019-04-02
Secure input voltage adjustment in processing devices Grant 10,209,726 - Hovis , et al. Feb	2019-02-19
Load Line Regulation Via Clamping Voltage App 20190050039 - ATKINSON; Peter ; et al.	2019-02-14
Power Based Thermal Management Of Device App 20180032114 - Hovis; William Paul ; et al.	2018-02-01
Voltage Based Thermal Control Of Processing Device App 20170357298 - Hovis; William Paul ; et al.	2017-12-14
Processor Device Voltage Characterization App 20170357311 - Hovis; William Paul ; et al.	2017-12-14
Input Voltage Reduction For Processing Devices App 20170357310 - Hovis; William Paul ; et al.	2017-12-14
Secure Input Voltage Adjustment In Processing Devices App 20170357279 - Hovis; William Paul ; et al.	2017-12-14
Digital data architecture employing redundant links in a daisy chain of component modules Grant 8,108,647 - Bartley , et al. January 31, 2	2012-01-31
Semiconductor scheme for reduced circuit area in a simplified process Grant 7,935,629 - Christensen , et al. May 3, 2	2011-05-03
Memory controller and method for optimized read/modify/write performance Grant 7,908,443 - Hillier, III , et al. March 15, 2	2011-03-15
Method and apparatus for implementing redundant memory access using multiple controllers on the same bank of memory Grant 7,882,479 - Bartley , et al. February 1, 2	2011-02-01
Bulk FinFET device Grant 7,863,122 - Booth, Jr. , et al. January 4, 2	2011-01-04
Diagnostic interface architecture for memory device Grant 7,802,158 - Borkenhagen , et al. September 21, 2	2010-09-21
Handling DMA operations during a page copy Grant 7,783,793 - Bartley , et al. August 24, 2	2010-08-24
Digital Data Architecture Employing Redundant Links in a Daisy Chain of Component Modules App 20100191894 - Bartley; Gerald Keith ; et al.	2010-07-29
Implementing redundant memory access using multiple controllers on the same bank of memory Grant 7,725,762 - Bartley , et al. May 25, 2	2010-05-25
Handling DMA requests in a virtual memory environment Grant 7,725,620 - Bartley , et al. May 25, 2	2010-05-25
Implementing directory organization to selectively optimize performance or reliability Grant 7,707,463 - Bartley , et al. April 27, 2	2010-04-27
Implementing memory read data eye stretcher Grant 7,703,063 - Hovis , et al. April 20, 2	2010-04-20
FinFET body contact structure Grant 7,696,565 - Donze , et al. April 13, 2	2010-04-13
Dynamic reconfiguration of solid state memory device to replicate and time multiplex data over multiple data interfaces Grant 7,675,949 - Bartley , et al. March 9, 2	2010-03-09
Bulk FinFET device Grant 7,667,248 - Booth, Jr. , et al. February 23, 2	2010-02-23
Implementing memory read data eye stretcher Grant 7,661,084 - Hovis , et al. February 9, 2	2010-02-09
Electrical open/short contact alignment structure for active region vs. gate region Grant 7,659,733 - Donze , et al. February 9, 2	2010-02-09
Implementing Cache Coherency and Reduced Latency Using Multiple Controllers for Memory System App 20090300291 - Bartley; Gerald Keith ; et al.	2009-12-03
Implementing Redundant Memory Access Using Multiple Controllers for Memory System App 20090300411 - Bartley; Gerald Keith ; et al.	2009-12-03
Semiconductor scheme for reduced circuit area in a simplified process Grant 7,626,220 - Christensen , et al. December 1, 2	2009-12-01
Memory device verification of multiple write operations Grant 7,603,528 - Cochran , et al. October 13, 2	2009-10-13
Diagnostic Interface Architecture For Memory Device App 20090183039 - Borkenhagen; John Michael ; et al.	2009-07-16
Memory controller and method for handling DMA operations during a page copy Grant 7,533,198 - Bartley , et al. May 12, 2	2009-05-12
Diagnostic interface architecture for memory device Grant 7,526,692 - Borkenhagen , et al. April 28, 2	2009-04-28
Bulk FinFET device Grant 7,517,764 - Booth, Jr. , et al. April 14, 2	2009-04-14
Dynamic Reconfiguration Of Solid State Memory Device To Replicate And Time Multiplex Data Over Multiple Data Interfaces App 20090073739 - Bartley; Gerald Keith ; et al.	2009-03-19
Method and Data Receiver Apparatus for Implementing Memory Read Data Eye Stretcher App 20090046813 - Hovis; William Paul ; et al.	2009-02-19
Method and Data Receiver Apparatus for Implementing Memory Read Data Eye Stretcher App 20090046812 - Hovis; William Paul ; et al.	2009-02-19
Memory Controller And Method For Optimized Read/modify/write Performance App 20090024808 - Hillier, III; Philip Rogers ; et al.	2009-01-22
Memory Controller And Method For Optimized Read/modify/write Performance App 20090024807 - Hillier, III; Philip Rogers ; et al.	2009-01-22
Memory controller and method for optimized read/modify/write performance Grant 7,475,202 - Hillier, III , et al. January 6, 2	2009-01-06
Dynamic reconfiguration of solid state memory device to replicate and time multiplex data over multiple data interfaces Grant 7,468,993 - Bartley , et al. December 23, 2	2008-12-23
Method and Apparatus for Implementing Redundant Memory Access Using Multiple Controllers on the Same Bank of Memory App 20080307252 - Bartley; Gerald Keith ; et al.	2008-12-11
Method and Apparatus for Implementing Redundant Memory Access Using Multiple Controllers on the Same Bank of Memory App 20080307253 - Bartley; Gerald Keith ; et al.	2008-12-11
Electrical open/short contact alignment structure for active region vs. gate region Grant 7,453,272 - Donze , et al. November 18, 2	2008-11-18
Handling Dma Requests In A Virtual Memory Environment App 20080244112 - Bartley; Gerald Keith ; et al.	2008-10-02
BULK FinFET DEVICE App 20080233699 - Booth; Roger Allen ; et al.	2008-09-25
Handling Dma Operations During A Page Copy App 20080201495 - Bartley; Gerald Keith ; et al.	2008-08-21
BULK finFET DEVICE App 20080142891 - Booth; Roger Allen ; et al.	2008-06-19
Semiconductor Scheme for Reduced Circuit Area in a Simplified Process App 20080102627 - Christensen; Todd Alan ; et al.	2008-05-01
Semiconductor Scheme for Reduced Circuit Area in a Simplified Process App 20080093683 - Christensen; Todd Alan ; et al.	2008-04-24
Measurement of bias of a silicon area using bridging vertices on polysilicon shapes to create an electrical open/short contact structure Grant 7,336,086 - Donze , et al. February 26, 2	2008-02-26
finFET Device App 20080042219 - Booth; Roger Allen JR. ; et al.	2008-02-21
E-Fuse and Method for Fabricating E-Fuses Integrating Polysilicon Resistor Masks App 20080029843 - Booth; Roger Allen JR. ; et al.	2008-02-07
Memory controller and method for optimized read/modify/write performance Grant 7,328,317 - Hillier, III , et al. February 5, 2	2008-02-05
Memory Controller And Method For Optimized Read/modify/write Performance App 20080016294 - Hillier; Philip Rogers III ; et al.	2008-01-17
Semiconductor scheme for reduced circuit area in a simplified process Grant 7,317,217 - Christensen , et al. January 8, 2	2008-01-08
Method and apparatus for improving performance margin in logic paths Grant 7,317,605 - Donze , et al. January 8, 2	2008-01-08
Bulk FinFET Device App 20080001187 - Booth; Roger Allen ; et al.	2008-01-03
Method and stacked memory structure for implementing enhanced cooling of memory devices Grant 7,309,911 - Bartley , et al. December 18, 2	2007-12-18
E-fuse And Method For Fabricating E-fuses Integrating Polysilicon Resistor Masks App 20070262413 - Booth; Roger Allen JR. ; et al.	2007-11-15
FinFET Body Contact Structure App 20070202659 - Donze; Richard Lee ; et al.	2007-08-30
Method and apparatus for implementing directory organization to selectively optimize performance or reliability App 20070168762 - Bartley; Gerald Keith ; et al.	2007-07-19
FinFET body contact structure Grant 7,241,649 - Donze , et al. July 10, 2	2007-07-10
Efuse Sense Circuit App 20070133333 - Hovis; William Paul ; et al.	2007-06-14
Polysilicon Conductor Width Measurement for 3-Dimensional FETs App 20070128740 - Donze; Richard Lee ; et al.	2007-06-07
Polysilicon conductor width measurement for 3-dimensional FETs Grant 7,227,183 - Donze , et al. June 5, 2	2007-06-05
Method and apparatus for implementing redundancy enhanced differential signal interface Grant 7,228,484 - Cochran , et al. June 5, 2	2007-06-05
Method and apparatus for detecting array degradation and logic degradation Grant 7,225,375 - Cochran , et al. May 29, 2	2007-05-29
eFuse sense circuit Grant 7,224,633 - Hovis , et al. May 29, 2	2007-05-29
Electrical Open/Short Contact Alignment Structure for Active Region vs. Gate Region App 20070102700 - Donze; Richard Lee ; et al.	2007-05-10
Memory controller and method for handling DMA operations during a page copy App 20070083682 - Bartley; Gerald Keith ; et al.	2007-04-12
Apparatus and method for handling DMA requests in a virtual memory environment App 20070083681 - Bartley; Gerald Keith ; et al.	2007-04-12
Method and apparatus for controlling AC power during scan operations in scannable latches Grant 7,203,876 - Allen , et al. April 10, 2	2007-04-10
Electrical Open/Short Contact Alignment Structure for Active Region vs. Gate Region App 20070072385 - Donze; Richard Lee ; et al.	2007-03-29
Electrical Open/Short Contact Alignment Structure for Active Region vs. Gate Region App 20070068627 - Donze; Richard Lee ; et al.	2007-03-29
Monitoring of solid state memory devices in active memory system utilizing redundant devices Grant 7,185,246 - Cochran , et al. February 27, 2	2007-02-27
Electrical open/short contact alignment structure for active region vs. gate region Grant 7,183,780 - Donze , et al. February 27, 2	2007-02-27
Method and stacked memory structure for implementing enhanced cooling of memory devices App 20060268519 - Bartley; Gerald Keith ; et al.	2006-11-30
Method, apparatus, and computer program product for implementing enhanced DRAM interface checking Grant 7,130,231 - Cochran , et al. October 31, 2	2006-10-31
Method and apparatus for protecting eFuse information Grant 7,129,769 - Dixon , et al. October 31, 2	2006-10-31
Method and apparatus for protecting eFuse information App 20060181330 - Dixon; Robert Christopher ; et al.	2006-08-17
Dynamic reconfiguration of solid state memory device to replicate and time multiplex data over multiple data interfaces App 20060158917 - Bartley; Gerald Keith ; et al.	2006-07-20
Method and apparatus for controlling AC power during scan operations in scannable latches App 20060156116 - Allen; David Howard ; et al.	2006-07-13
Monitoring of solid state memory devices in active memory system utilizing redundant devices App 20060129899 - Cochran; William Hugh ; et al.	2006-06-15
Address wrap function for addressable memory devices Grant 7,061,821 - Coteus , et al. June 13, 2	2006-06-13
Method, apparatus, and computer program product for implementing enhanced dram interface checking App 20060109726 - Cochran; William Hugh ; et al.	2006-05-25
FinFET body contact structure App 20060091463 - Donze; Richard Lee ; et al.	2006-05-04
Memory controller and method for optimized read/modify/write performance App 20060090044 - Hillier; Philip Rogers III ; et al.	2006-04-27
Memory device verification of multiple write operations App 20060090112 - Cochran; William Hugh ; et al.	2006-04-27
Encoding of message onto strobe signals Grant 7,032,056 - Cochran , et al. April 18, 2	2006-04-18
Diagnostic interface architecture for memory device App 20060075282 - Borkenhagen; John Michael ; et al.	2006-04-06
Fin FET diode structures and methods for building App 20060063334 - Donze; Richard Lee ; et al.	2006-03-23
Polysilicon conductor width measurement for 3-dimensional FETs App 20060063317 - Donze; Richard Lee ; et al.	2006-03-23
Electrical open/short contact alignment structure for active region vs. gate region App 20060060844 - Donze; Richard Lee ; et al.	2006-03-23
Semiconductor scheme for reduced circuit area in a simplified process App 20060060926 - Christensen; Todd Alan ; et al.	2006-03-23
Method and apparatus to reduce bias temperature instability (BTI) effects Grant 7,009,905 - Aipperspach , et al. March 7, 2	2006-03-07
Method and apparatus for detecting array degradation and logic degradation App 20050229060 - Cochran, William Hugh ; et al.	2005-10-13
Method and apparatus for improving performance margin in logic paths App 20050201188 - Donze, Richard Lee ; et al.	2005-09-15
Method and apparatus to reduce bias temperature instability (BTI) effects App 20050134360 - Aipperspach, Anthony Gus ; et al.	2005-06-23
Method and testing circuit for tracking transistor stress degradation Grant 6,879,177 - Bolam , et al. April 12, 2	2005-04-12
Method and apparatus for implementing redundancy enhanced differential signal interface App 20050060629 - Cochran, William Hugh ; et al.	2005-03-17
Encoding of messages onto strobe signals App 20040243907 - Cochran, William Hugh ; et al.	2004-12-02
Multiple memory bank command for synchronous DRAMs Grant 6,438,062 - Curtis , et al. August 20, 2	2002-08-20
Clocked memory device that includes a programming mechanism for setting write recovery time as a function of the input clock Grant 6,434,082 - Hovis , et al. August 13, 2	2002-08-13
Address wrap function for addressable memory devices App 20020108013 - Coteus, Paul William ; et al.	2002-08-08
Enhanced card edge connector App 20020076986 - Cochran, William Hugh ; et al.	2002-06-20
Memory device having programmable device width, method of programming, and method of setting device width for memory device Grant 5,893,927 - Hovis April 13, 1	1999-04-13
Compression architecture for system memory application Grant 5,812,817 - Hovis , et al. September 22, 1	1998-09-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.