Hoover; Andrew Paul

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hoover; Andrew Paul.The latest application filed is for "power grid and standard cell co-design structure and methods thereof".

Company Profile

4.8.7

Hoover; Andrew Paul - Austin TX
Hoover; Andrew Paul - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method of analyzing integrated circuit in consideration of a process variation and a shift Grant 11,256,846 - Kim , et al. February 22, 2	2022-02-22
Power rail for standard cell block Grant 10,784,198 - Sengupta , et al. Sept	2020-09-22
Power grid and standard cell co-design structure and methods thereof Grant 10,748,889 - Berzins , et al. A	2020-08-18
Power Grid And Standard Cell Co-design Structure And Methods Thereof App 20190385999 - BERZINS; Matthew ; et al.	2019-12-19
Integrated circuit including cells/gates arranged based on supply voltage variations of cells and influence between cells, and design method thereof Grant 10,430,537 - Jung , et al. O	2019-10-01
System And Method Of Analyzing Integrated Circuit In Consideration Of A Process Variation And A Shift App 20190258775 - KIM; MOON-SU ; et al.	2019-08-22
System and method of analyzing integrated circuit in consideration of a process variation Grant 10,372,869 - Kim , et al.	2019-08-06
Integrated Circuits Including Cells Arranged Considering Supply Voltage Variation Of Cells And Influence Between Cells And Design Methods Thereof App 20180322233 - Jung; Jongyoon ; et al.	2018-11-08
Power Rail For Standard Cell Block App 20180269152 - Sengupta; Rwik ; et al.	2018-09-20
Using deep sub-micron stress effects and proximity effects to create a high performance standard cell Grant 9,904,758 - Berzins , et al. February 27, 2	2018-02-27
Using Deep Sub-micron Stress Effects And Proximity Effects To Create A High Performance Standard Cell App 20170337320 - BERZINS; Matthew ; et al.	2017-11-23
System And Method Of Analyzing Integrated Circuit In Consideration Of A Process Variation App 20160283643 - Kim; Moon-Su ; et al.	2016-09-29
Method for forming a buried contact on a semiconductor substrate Grant 5,798,295 - Hoover , et al. August 25, 1	1998-08-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.