Holz; Juergen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Holz; Juergen.The latest application filed is for "lighting device, lighting arrangement comprising lighting device and method for operating a lighting device".

Company Profile

1.20.20

Holz; Juergen - Wenzenbach DE
Holz; Juergen - Dresden DE
Holz; Juergen - Stockach DE
Holz; Juergen - Munich DE
Holz; Juergen - Munchen DE
Holz, Juergen - Muenchen DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Light source comprising a number of semi-conductor components Grant 10,672,749 - Goldbach , et al.	2020-06-02
Lighting device, lighting arrangement comprising lighting device and method for operating a lighting device Grant 10,299,341 - Eichenberg , et al.	2019-05-21
Lighting Device, Lighting Arrangement Comprising Lighting Device And Method For Operating A Lighting Device App 20180168010 - EICHENBERG; Boris ; et al.	2018-06-14
Light Source Comprising A Number Of Semi-conductor Components App 20180166428 - GOLDBACH; Matthias ; et al.	2018-06-14
Optoelectronic component and method for the production thereof Grant 9,991,428 - Holz , et al. June 5, 2	2018-06-05
Optoelectronic Component And Method For The Production Thereof App 20160118553 - Holz; Juergen ; et al.	2016-04-28
Method Of Production Of Field-effect Transistor With Local Source/drain Insulation App 20160118477 - Holz; Juergen ; et al.	2016-04-28
Field-effect transistor with local source/drain insulation and associated method of production Grant 9,240,462 - Holz , et al. January 19, 2	2016-01-19
Integrated circuit arrangement comprising a field effect transistor, especially a tunnel field effect transistor Grant 9,219,063 - Holz , et al. December 22, 2	2015-12-22
Photodiode having a p-n junction with varying expansion of the space charge zone due to application of a variable voltage Grant 8,946,617 - Holz , et al. February 3, 2	2015-02-03
Integrated Circuit Arrangement Comprising a Field Effect Transistor, Especially a Tunnel Field Effect Transistor App 20140124827 - Holz; Juergen ; et al.	2014-05-08
Integrated circuit arrangement comprising a field effect transistor, especially a tunnel field effect transistor Grant 8,629,500 - Holz , et al. January 14, 2	2014-01-14
Rectoscope with a tube insert Grant D672,463 - Saad , et al. December 11, 2	2012-12-11
Photodiode, Photodiode Array And Method Of Operation App 20120286144 - Holz; Juergen ; et al.	2012-11-15
Field effect transistors with channels oriented to different crystal planes Grant 7,915,713 - Faul , et al. March 29, 2	2011-03-29
Barrier layers for conductive features Grant 7,875,977 - Barth , et al. January 25, 2	2011-01-25
Field-effect Transistor With Local Source/drain Insulation And Associated Method Of Production App 20110012208 - Holz; Juergen ; et al.	2011-01-20
Field-effect transistor with local source/drain insulation and associated method of production Grant 7,824,993 - Holz , et al. November 2, 2	2010-11-02
Integrated circuit with intergrated capacitor and methods for making same Grant 7,759,768 - Barth , et al. July 20, 2	2010-07-20
Field Effect Transistors with Channels Oriented to Different Crystal Planes App 20100025826 - Faul; Juergen ; et al.	2010-02-04
Process For Forming A Dielectric On A Copper-containing Metallization And Capacitor Arrangement App 20090269914 - Gschwandtner; Alexander ; et al.	2009-10-29
Floating Body Memory Cell with a Non-Overlapping Gate Electrode App 20090179262 - Holz; Juergen ; et al.	2009-07-16
Integrated Circuit Arrangement Comprising a Field Effect Transistor, Especially a Tunnel Field Effect Transistor App 20090101975 - Holz; Juergen ; et al.	2009-04-23
Barrier Layers for Conductive Features App 20090029108 - Barth; Hans-Joachim ; et al.	2009-01-29
Integrated Circuit And Method Of Forming An Integrated Circuit App 20080283910 - Dreeskornfeld; Lars ; et al.	2008-11-20
Barrier layer for conductive features Grant 7,449,409 - Barth , et al. November 11, 2	2008-11-11
Integrated Circuit Including a Memory Cell Array App 20070290249 - Popp; Martin ; et al.	2007-12-20
Memory cell array and method of forming the same Grant 7,274,060 - Popp , et al. September 25, 2	2007-09-25
Memory cell array and method of forming the same App 20060284225 - Popp; Martin ; et al.	2006-12-21
Process for forming a dielectric on a copper-containing metallization and capacitor arrangement App 20060252240 - Gschwandtner; Alexander ; et al.	2006-11-09
Barrier layers for conductive features App 20060202345 - Barth; Hans-Joachim ; et al.	2006-09-14
Method for fabricating a semiconductor structure using a protective layer, and semiconductor structure Grant 7,015,567 - Holz March 21, 2	2006-03-21
Method for a parallel production of an MOS transistor and a bipolar transistor Grant 7,005,337 - Berthold , et al. February 28, 2	2006-02-28
Method for fabricating a semiconductor structure using a protective layer, and semiconductor structure App 20040183104 - Holz, Juergen	2004-09-23
Method for a parallel production of an MOS transistor and a bipolar transistor App 20040185632 - Berthold, Adrian ; et al.	2004-09-23
Method for fabricating a semiconductor structure using a protective layer, and semiconductor structure Grant 6,762,066 - Holz July 13, 2	2004-07-13
Method for fabricating a semiconductor structure using a protective layer, and semiconductor structure App 20030073297 - Holz, Juergen	2003-04-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.