loadpatents
name:-0.0091090202331543
name:-0.009573221206665
name:-0.00059795379638672
Holla; Lakshmikantha V. Patent Filings

Holla; Lakshmikantha V.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Holla; Lakshmikantha V..The latest application filed is for "read assist circuit for an sram technical field".

Company Profile
0.9.8
  • Holla; Lakshmikantha V. - Karnataka IN
  • Holla; Lakshmikantha V. - Bangalore IN
  • Holla; Lakshmikantha V - Bangalore IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Read assist for an SRAM using a word line suppression circuit
Grant 9,236,113 - Holla , et al. January 12, 2
2016-01-12
Read assist circuit for an SRAM, including a word line suppression circuit
Grant 9,082,507 - Holla , et al. July 14, 2
2015-07-14
Read Assist Circuit For An Sram Technical Field
App 20140241089 - Holla; Lakshmikantha V. ;   et al.
2014-08-28
Read Assist Circuit For An Sram Technical Field
App 20140241083 - Holla; Lakshmikantha V. ;   et al.
2014-08-28
Read assist circuit for an SRAM
Grant 8,755,239 - Holla , et al. June 17, 2
2014-06-17
Read Assist Circuit For An Sram
App 20130128680 - Holla; Lakshmikantha V. ;   et al.
2013-05-23
Combined write assist and retain-till-accessed memory array bias
Grant 8,379,465 - Clinton , et al. February 19, 2
2013-02-19
Memory circuit and a tracking circuit thereof
Grant 8,320,210 - Narayanaswamy , et al. November 27, 2
2012-11-27
Margin testing of static random access memory cells
Grant 8,228,749 - Deng , et al. July 24, 2
2012-07-24
Memory Circuit And A Tracking Circuit Thereof
App 20120163109 - Narayanaswamy; Santhosh ;   et al.
2012-06-28
Margin Testing of Static Random Access Memory Cells
App 20110299349 - Deng; Xiaowei ;   et al.
2011-12-08
Combined Write Assist and Retain-Till-Accessed Memory Array Bias
App 20110261632 - Clinton; Michael Patrick ;   et al.
2011-10-27
Dual port memory unit using a single port memory core
Grant 7,349,285 - Balasubramanian , et al. March 25, 2
2008-03-25
Dual Port Memory Unit Using a Single Port Memory Core
App 20060171239 - BALASUBRAMANIAN; Suresh ;   et al.
2006-08-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed