Hoffman; Harrell

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hoffman; Harrell.The latest application filed is for "hardware simulation accelerator design and method that exploits a parallel structure of user models to support a larger user model size".

Company Profile

0.9.6

Hoffman; Harrell - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Hardware simulation accelerator design and method that exploits a parallel structure of user models to support a larger user model size Grant 7,945,433 - Crouse, II , et al. May 17, 2	2011-05-17
Hardware accelerator with a single partition for latches and combinational logic Grant 7,769,577 - Guenther , et al. August 3, 2	2010-08-03
Hardware Simulation Accelerator Design And Method That Exploits A Parallel Structure Of User Models To Support A Larger User Model Size App 20080270748 - CROUSE; Daniel R. ; et al.	2008-10-30
Hardware Accelerator With A Single Paratition For Latches And Combinational Logic App 20070294071 - Guenther; Gernot E. ; et al.	2007-12-20
Hardware accelerator with a single partition for latches and combinational logic Grant 7,290,228 - Guenther , et al. October 30, 2	2007-10-30
Hardware accelerator with a single partition for latches and combinational logic App 20060190232 - Guenther; Gernot E. ; et al.	2006-08-24
Method and system for efficiently overriding net values in a logic simulator machine Grant 6,898,562 - Hoffman May 24, 2	2005-05-24
Efficient array tracing in a logic simulator machine Grant 6,847,927 - Hoffman , et al. January 25, 2	2005-01-25
Method and system for efficiently overriding array net values in a logic simulator machine Grant 6,829,572 - Crouse, II , et al. December 7, 2	2004-12-07
Method and system for efficiently overriding net values in a logic simulator machine App 20020072888 - Hoffman, Harrell	2002-06-13
Method and system for efficiently overriding array net values in a logic simulator machine App 20020072890 - Crouse, Daniel R. II ; et al.	2002-06-13
Efficient array tracing in a logic simulator machine App 20020072889 - Hoffman, Harrell ; et al.	2002-06-13
System and method for dynamically varying between interrupt and polling to service requests of computer peripherals Grant 5,414,858 - Hoffman , et al. May 9, 1	1995-05-09
Processor controlled DMA controller for transferring instruction and data from memory to coprocessor Grant 5,001,624 - Hoffman , et al. March 19, 1	1991-03-19
Data processing system with overlap bus cycle operations Grant 4,817,037 - Hoffman , et al. March 28, 1	1989-03-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.