Ho; Yunjun

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ho; Yunjun.The latest application filed is for "slit stress modulation in semiconductor substrates".

Company Profile

1.9.8

Ho; Yunjun - Boise ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Slit stress modulation in semiconductor substrates Grant 10,784,144 - Mathew , et al. Sept	2020-09-22
Slit Stress Modulation In Semiconductor Substrates App 20180174890 - Mathew; James ; et al.	2018-06-21
Slit stress modulation in semiconductor substrates Grant 9,935,000 - Mathew , et al. April 3, 2	2018-04-03
Slit Stress Modulation In Semiconductor Substrates App 20170250108 - Mathew; James ; et al.	2017-08-31
Integrated circuit devices and methods of forming memory array and peripheral circuitry isolation Grant 8,575,716 - Mathew , et al. November 5, 2	2013-11-05
Integrated Circuit Devices And Methods Of Forming Memory Array And Peripheral Circuitry Isolation App 20130249050 - Mathew; James ; et al.	2013-09-26
Integrated circuit devices and methods of forming memory array and peripheral circuitry isolation Grant 8,461,016 - Mathew , et al. June 11, 2	2013-06-11
Methods of forming silicon oxides and methods of forming interlevel dielectrics Grant 8,450,218 - Ho , et al. May 28, 2	2013-05-28
Integrated Circuit Devices And Methods Of Forming Memory Array And Peripheral Circuitry Isolation App 20130087883 - Mathew; James ; et al.	2013-04-11
Methods of Forming Silicon Oxides and Methods of Forming Interlevel Dielectrics App 20120100726 - Ho; Yunjun ; et al.	2012-04-26
Methods of forming silicon oxides and methods of forming interlevel dielectrics Grant 8,105,956 - Ho , et al. January 31, 2	2012-01-31
Methods of forming isolation structures, and methods of forming nonvolatile memory Grant 8,030,170 - Ho , et al. October 4, 2	2011-10-04
Methods Of Forming Isolation Structures, And Methods Of Forming Nonvolatile Memory App 20110136319 - Ho; Yunjun ; et al.	2011-06-09
Methods of Forming Silicon Oxides and Methods of Forming Interlevel Dielectrics App 20110092061 - Ho; Yunjun ; et al.	2011-04-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.