loadpatents
Patent applications and USPTO patent grants for Ho; Shiu Chung.The latest application filed is for "leakage current reduction in stacked field-effect transistors".
Patent | Date |
---|---|
Leakage current reduction in stacked field-effect transistors Grant 9,673,805 - Bade , et al. June 6, 2 | 2017-06-06 |
Leakage Current Reduction In Stacked Field-effect Transistors App 20160056809 - BADE; SARVESWARA ;   et al. | 2016-02-25 |
High frequency CMOS programmable divider with large divide ratio Grant 8,791,728 - Austin , et al. July 29, 2 | 2014-07-29 |
Phase lock loop having high frequency CMOS programmable divider with large divide ratio Grant 8,525,561 - Austin , et al. September 3, 2 | 2013-09-03 |
Selectable dynamic/static latch with embedded logic Grant 8,471,595 - Austin , et al. June 25, 2 | 2013-06-25 |
High Frequency Cmos Programmable Divider With Large Divide Ratio App 20130093481 - Austin; John S. ;   et al. | 2013-04-18 |
High Frequency Cmos Programmable Divider With Large Divide Ratio App 20130093463 - Austin; John S. ;   et al. | 2013-04-18 |
Multi-output PLL output shift Grant 8,289,058 - Eckhardt , et al. October 16, 2 | 2012-10-16 |
Multi-output Pll Output Shift App 20120161838 - Eckhardt; James ;   et al. | 2012-06-28 |
Multi-output PLL output shift Grant 8,149,035 - Eckhardt , et al. April 3, 2 | 2012-04-03 |
Multi-output Pll Output Shift App 20110187423 - Eckhardt; James ;   et al. | 2011-08-04 |
Design structure for a high-speed level shifter Grant 7,782,114 - Banerjee , et al. August 24, 2 | 2010-08-24 |
Design structure for a high-speed level shifter Grant 7,564,290 - Banerjee , et al. July 21, 2 | 2009-07-21 |
Design Structure For A High-speed Level Shifter App 20090146495 - Banerjee; Anirban ;   et al. | 2009-06-11 |
Design Structure For A High-speed Level Shifter App 20090091368 - Banerjee; Anirban ;   et al. | 2009-04-09 |
Integrated circuit and method for interfacing two voltage domains using a transformer Grant 6,927,616 - Ho , et al. August 9, 2 | 2005-08-09 |
Integrated Circuit And Method For Interfacing Two Voltage Domains Using A Transformer App 20050093620 - Ho, Shiu Chung ;   et al. | 2005-05-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.