loadpatents
name:-0.006850004196167
name:-0.032884836196899
name:-0.00061702728271484
Hitachi Tobu Semiconductor, Ltd. Patent Filings

Hitachi Tobu Semiconductor, Ltd.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hitachi Tobu Semiconductor, Ltd..The latest application filed is for "insulated gate type semiconductor device and method for fabricating the same".

Company Profile
0.31.5
  • Hitachi Tobu Semiconductor, Ltd. - Gunma N/A JP
  • Hitachi Tobu Semiconductor, Ltd. - Takasaki-shi JP
  • Hitachi Tobu Semiconductor Ltd. - Tokyo JP
  • Hitachi Tobu Semiconductor Ltd. - Takasaki JP
  • Hitachi Tobu Semiconductor, Ltd. - Saitama JP
  • Hitachi Tobu Semiconductor Ltd. - JP JP
  • Hitachi Tobu Semiconductor, Ltd. - N/A
  • Hitachi Tobu Semiconductor, Ltd. - Inuma-gun JP
  • Hitachi Tobu Semiconductor, Ltd. - both of JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Insulated gate type semiconductor device and method for fabricating the same
Grant 8,642,401 - Inagawa , et al. February 4, 2
2014-02-04
Insulated Gate Type Semiconductor Device And Method For Fabricating The Same
App 20130137223 - INAGAWA; Hiroshi ;   et al.
2013-05-30
Insulated gate type semiconductor device and method for fabricating the same
Grant 8,377,775 - Inagawa , et al. February 19, 2
2013-02-19
Insulated gate type semiconductor device and method for fabricating the same
Grant 8,278,708 - Inagawa , et al. October 2, 2
2012-10-02
Insulated Gate Type Semiconductor Device And Method For Fabricating The Same
App 20120142156 - Inagawa; Hiroshi ;   et al.
2012-06-07
Insulated Gate Type Semiconductor Device And Method For Fabricating The Same
App 20120139040 - INAGAWA; HIROSHI ;   et al.
2012-06-07
Insulated gate type semiconductor device and method for fabricating the same
Grant 8,168,498 - Inagawa , et al. May 1, 2
2012-05-01
Insulated gate type semiconductor device and method for fabricating the same
Grant 8,148,224 - Inagawa , et al. April 3, 2
2012-04-03
Insulated Gate Type Semiconductor Device And Method For Fabricating The Same
App 20120015492 - INAGAWA; HIROSHI ;   et al.
2012-01-19
Insulated gate type semiconductor device and method for fabricating the same
Grant 7,910,990 - Inagawa , et al. March 22, 2
2011-03-22
Insulated gate type semiconductor device and method for fabricating the same
Grant 7,843,001 - Inagawa , et al. November 30, 2
2010-11-30
Insulated gate type semiconductor device and method for fabricating the same
Grant 7,585,732 - Inagawa , et al. September 8, 2
2009-09-08
Insulated gate type semiconductor device and method for fabricating the same
Grant 7,361,557 - Inagawa , et al. April 22, 2
2008-04-22
Insulated gate type semiconductor device and method for fabricating the same
Grant 7,172,941 - Inagawa , et al. February 6, 2
2007-02-06
Insulated gate type semiconductor device and method for fabricating the same
Grant 6,858,896 - Inagawa , et al. February 22, 2
2005-02-22
Semiconductor device manufacturing method and semiconductor device sorting system to be used with the same
Grant 6,787,374 - Yamagata , et al. September 7, 2
2004-09-07
Method of manufacturing semiconductor integrated circuit device
Grant 6,709,890 - Ida , et al. March 23, 2
2004-03-23
Semiconductor memory module having double-sided stacked memory chip layout
Grant 6,693,346 - Masayuki , et al. February 17, 2
2004-02-17
Semiconductor memory module having double-sided stacked memory chip layout
Grant 6,521,993 - Masayuki , et al. February 18, 2
2003-02-18
Semiconductor memory module having double-sided stacked memory chip layout
Grant 6,424,030 - Masayuki , et al. July 23, 2
2002-07-23
Semiconductor memory module having double-sided memory chip layout
Grant 6,262,488 - Masayuki , et al. July 17, 2
2001-07-17
Semiconductor memory module having double-sided stacked memory chip layout
Grant 5,910,685 - Watanabe , et al. June 8, 1
1999-06-08
Semiconductor memory module having double-sided stacked memory chip layout
Grant 5,708,298 - Masayuki , et al. January 13, 1
1998-01-13
Process for manufacturing a stacked integrated circuit package
Grant 5,587,341 - Masayuki , et al. December 24, 1
1996-12-24
Semiconductor device
Grant 5,396,102 - Toshio , et al. * March 7, 1
1995-03-07
Stacked semiconductor memory device and semiconductor memory module containing the same
Grant 5,334,875 - Sugano , et al. * August 2, 1
1994-08-02
High packing density module board and electronic device having such module board
Grant 5,220,491 - Sugano , et al. June 15, 1
1993-06-15
Semiconductor stacked device
Grant 5,198,888 - Sugano , et al. * March 30, 1
1993-03-30
Resin-encapsulated semiconductor device having a particular mounting structure
Grant 5,150,193 - Yasuhara , et al. September 22, 1
1992-09-22
Semiconductor device
Grant 5,103,247 - Sugano , et al. April 7, 1
1992-04-07
Method of mounting a light emitting chip and an optical fiber on a photoelectric device
Grant 4,997,243 - Aiki , et al. March 5, 1
1991-03-05
Semiconductor device
Grant 4,984,064 - Toshio , et al. January 8, 1
1991-01-08
Semiconductor integrated circuit device and method of manufacturing the same
Grant 4,982,265 - Watanabe , et al. January 1, 1
1991-01-01
Photoelectric device with optical fiber and laser emitting chip
Grant 4,803,361 - Aiki , et al. February 7, 1
1989-02-07
Photo electro device, method for manufacture of same, and lens support frame for use in such photo electro device
Grant 4,793,688 - Aiki , et al. December 27, 1
1988-12-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed