loadpatents
Patent applications and USPTO patent grants for Hirose; Yukitoshi.The latest application filed is for "semiconductor device".
Patent | Date |
---|---|
Semiconductor device Grant 9,449,951 - Hirose , et al. September 20, 2 | 2016-09-20 |
Semiconductor device Grant 9,159,664 - Inoue , et al. October 13, 2 | 2015-10-13 |
Semiconductor Device App 20150091170 - HIROSE; Yukitoshi ;   et al. | 2015-04-02 |
Semiconductor device Grant 8,937,392 - Hirose , et al. January 20, 2 | 2015-01-20 |
Semiconductor device Grant 8,861,215 - Nomoto , et al. October 14, 2 | 2014-10-14 |
Test method and interposer used therefor Grant 8,680,881 - Uematsu , et al. March 25, 2 | 2014-03-25 |
Semiconductor Device App 20130147042 - HIROSE; Yukitoshi ;   et al. | 2013-06-13 |
Semiconductor Device App 20120261837 - INOUE; Yushi ;   et al. | 2012-10-18 |
Semiconductor device Grant 8,288,852 - Uematsu , et al. October 16, 2 | 2012-10-16 |
Semiconductor Device App 20110317372 - NOMOTO; Miho ;   et al. | 2011-12-29 |
Test Method And Interposer Used Therefor App 20110234249 - UEMATSU; Yutaka ;   et al. | 2011-09-29 |
Semiconductor device and information processing system Grant 7,965,572 - Uematsu , et al. June 21, 2 | 2011-06-21 |
Multilayer semiconductor device Grant 7,880,491 - Hirose February 1, 2 | 2011-02-01 |
Multichip package or system-in package Grant 7,851,898 - Nakamura , et al. December 14, 2 | 2010-12-14 |
Semiconductor device and driver control method Grant 7,768,312 - Hirose August 3, 2 | 2010-08-03 |
Semiconductor Device App 20100090325 - UEMATSU; Yutaka ;   et al. | 2010-04-15 |
Method for designing semiconductor apparatus, system for aiding to design semiconductor apparatus, computer program product therefor and semiconductor package Grant 7,689,944 - Katagiri , et al. March 30, 2 | 2010-03-30 |
Method for designing device, system for aiding to design device, and computer program product therefor Grant 7,681,154 - Katagiri , et al. March 16, 2 | 2010-03-16 |
Semiconductor Device And Information Processing System App 20100013528 - Uematsu; Yutaka ;   et al. | 2010-01-21 |
Semiconductor device or printed wiring board design method and design support system that implements settings by using a semiconductor device model that expresses parasitic elements that occur when packaged App 20090327981 - Nakamura; Satoshi ;   et al. | 2009-12-31 |
Semiconductor device having a multi-layered semiconductor substrate Grant 7,576,421 - Hirose August 18, 2 | 2009-08-18 |
System And Control Method For Hot Swapping Of Memory Modules Configured In A Ring Bus App 20090164724 - HIROSE; Yukitoshi | 2009-06-25 |
Semiconductor device and driver control method App 20090102511 - Hirose; Yukitoshi | 2009-04-23 |
Multilayer Semiconductor Device App 20090065774 - HIROSE; Yukitoshi | 2009-03-12 |
Multilayer semiconductor device Grant 7,466,158 - Hirose December 16, 2 | 2008-12-16 |
Method For Designing Device, System For Aiding To Design Device, And Computer Program Product Therefor App 20080072194 - KATAGIRI; Mitsuaki ;   et al. | 2008-03-20 |
Semiconductor device Grant 7,319,267 - Uematsu , et al. January 15, 2 | 2008-01-15 |
Semiconductor Device Having A Multi-layered Semiconductor Substrate App 20070290317 - HIROSE; Yukitoshi | 2007-12-20 |
Semiconductor device having layered chips Grant 7,268,420 - Hirose September 11, 2 | 2007-09-11 |
Semiconductor device with external terminals arranged symmetrically with respect to a normal external terminal arrangement Grant 7,253,457 - Hirose August 7, 2 | 2007-08-07 |
Semiconductor device App 20070145559 - Uematsu; Yutaka ;   et al. | 2007-06-28 |
Method for designing semiconductor apparatus, system for aiding to design semiconductor apparatus, computer program product therefor and semiconductor package App 20070057380 - Katagiri; Mitsuaki ;   et al. | 2007-03-15 |
Semiconductor device Grant 7,187,069 - Uematsu , et al. March 6, 2 | 2007-03-06 |
Multichip package or system-in package App 20060227587 - Nakamura; Satoshi ;   et al. | 2006-10-12 |
Multilayer semiconductor device App 20060087021 - Hirose; Yukitoshi | 2006-04-27 |
Semiconductor device App 20060017144 - Uematsu; Yutaka ;   et al. | 2006-01-26 |
Semiconductor device having layered chips App 20050139978 - Hirose, Yukitoshi | 2005-06-30 |
Memory system and control method therefor App 20040158675 - Hirose, Yukitoshi | 2004-08-12 |
Semiconductor device App 20030038350 - Hirose, Yukitoshi | 2003-02-27 |
Delay circuit App 20010020861 - Hirose, Yukitoshi | 2001-09-13 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.