Hintermaier; Frank

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hintermaier; Frank.The latest application filed is for "method of patterning ferroelectric layers".

Company Profile

0.11.9

Hintermaier; Frank - Munchen DE
Hintermaier; Frank - Munich DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Capacitor having a barrier layer made of a transition metal phosphide, arsenide or sulfide Grant 7,122,856 - Hintermaier October 17, 2	2006-10-17
Method for producing a ferroelectric layer Grant 6,790,676 - Cerva , et al. September 14, 2	2004-09-14
Method of patterning ferroelectric layers Grant 6,730,562 - Engelhardt , et al. May 4, 2	2004-05-04
Process for etching bismuth-containing oxide films Grant 6,669,857 - Hintermaier December 30, 2	2003-12-30
Method of patterning ferroelectric layers App 20030157734 - Engelhardt, Manfred ; et al.	2003-08-21
Process for producing an integrated semiconductor memory configuration Grant 6,605,505 - Hintermaier , et al. August 12, 2	2003-08-12
Method for producing a ferroelectric layer App 20030138977 - Cerva, Hans ; et al.	2003-07-24
Process for etching bismuth-containing oxide films App 20020130105 - Hintermaier, Frank	2002-09-19
Ferroelectric random access memory (FeRAM) having storage capacitors with different coercive voltages Grant 6,438,019 - Hartner , et al. August 20, 2	2002-08-20
Method for fabricating a precious-metal electrode App 20020090450 - Hartner, Walter ; et al.	2002-07-11
Method for fabricating a patterned layer App 20020086511 - Hartner, Walter ; et al.	2002-07-04
New complex of an element of transition group IV or V for forming an improved precursor combination App 20020000175 - Hintermaier, Frank ; et al.	2002-01-03
Method of fabricating a patterned metal-oxide-containing layer App 20010055890 - Hartner, Walter ; et al.	2001-12-27
Process for producing an integrated semiconductor memory configuration App 20010039106 - Hintermaier, Frank ; et al.	2001-11-08
FeRAM configuration App 20010006474 - Hartner, Walter ; et al.	2001-07-05
Method for producing barrier-free semiconductor memory configurations Grant 6,168,988 - Schindler , et al. January 2, 2	2001-01-02
Method for the selective deposition of bismuth based ferroelectric thin films by chemical vapor deposition Grant 6,120,846 - Hintermaier , et al. September 19, 2	2000-09-19
Method of producing a barrier layer in a semiconductor body Grant 6,100,187 - Hintermaier , et al. August 8, 2	2000-08-08
Process for producing thin films of oxide ceramic Grant 6,037,002 - Hintermaier March 14, 2	2000-03-14
Method for nucleation controlled chemical vapor deposition of metal oxide ferroelectric thin films Grant 6,010,744 - Buskirk , et al. January 4, 2	2000-01-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.