loadpatents
name:-0.017973899841309
name:-0.0092899799346924
name:-0.0005500316619873
Hino; Yoshinori Patent Filings

Hino; Yoshinori

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hino; Yoshinori.The latest application filed is for "optical axis adjusting apparatus and optical axis adjusting method".

Company Profile
0.7.8
  • Hino; Yoshinori - Kawasaki JP
  • Hino; Yoshinori - Gunma JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Optical component lens assembling apparatus
Grant 8,141,607 - Matsumoto , et al. March 27, 2
2012-03-27
Optical Axis Adjusting Apparatus And Optical Axis Adjusting Method
App 20110076009 - SATO; Masahiko ;   et al.
2011-03-31
Optical module and method of making the same and method of adjusting rotation angle of optical fiber
Grant 7,454,093 - Hino November 18, 2
2008-11-18
Optical module and method of making the same and method of adjusting rotation angle of optical fiber
App 20080166084 - Hino; Yoshinori
2008-07-10
Semiconductor device with parallel interconnects
Grant 7,372,164 - Hino , et al. May 13, 2
2008-05-13
Optical component manufacturing apparatus and method, and optical component lens assembling apparatus
App 20070175563 - Sato; Masahiko ;   et al.
2007-08-02
Semiconductor device with smoothed pad portion
App 20050156250 - Hino, Yoshinori ;   et al.
2005-07-21
Semiconductor device with smoothed pad portion
Grant 6,873,053 - Hino , et al. March 29, 2
2005-03-29
Semiconductor device and pattern layout method thereof
Grant 6,849,947 - Hino , et al. February 1, 2
2005-02-01
Pattern layout method of semiconductor device
Grant 6,820,246 - Hino , et al. November 16, 2
2004-11-16
Semiconductor device
Grant 6,742,169 - Haraguchi , et al. May 25, 2
2004-05-25
Semiconductor device and pattern layout method thereof
App 20020125474 - Hino, Yoshinori ;   et al.
2002-09-12
Semiconductor device and manufacturing method thereof
App 20020125512 - Hino, Yoshinori ;   et al.
2002-09-12
Semiconductor device
App 20020119614 - Haraguchi, Yoshitaka ;   et al.
2002-08-29
Pattern layout method of semiconductor device
App 20020120911 - Hino, Yoshinori ;   et al.
2002-08-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed