loadpatents
name:-0.0056381225585938
name:-0.0089399814605713
name:-0.0013689994812012
Hilker; Scott A. Patent Filings

Hilker; Scott A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hilker; Scott A..The latest application filed is for "floating point multiply-add unit with denormal number support".

Company Profile
0.10.7
  • Hilker; Scott A. - San Jose CA
  • Hilker; Scott A. - Campbell CA
  • Hilker; Scott A. - Rochester MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Floating point multiply-add unit with denormal number support
Grant 9,317,250 - Goveas , et al. April 19, 2
2016-04-19
Method and apparatus for multiply instructions in data processors
Grant 8,996,601 - Hilker , et al. March 31, 2
2015-03-31
Floating Point Multiply-add Unit With Denormal Number Support
App 20140136587 - Goveas; Kelvin D. ;   et al.
2014-05-15
Method And Apparatus For Multiply Instructions In Data Processors
App 20130346463 - Hilker; Scott A. ;   et al.
2013-12-26
Arithmetic processing unit that performs multiply and multiply-add operations with saturation and method therefor
Grant 8,316,071 - Hurd , et al. November 20, 2
2012-11-20
Merged Compressor Flop Circuit
App 20120265793 - PHAN; George Q. ;   et al.
2012-10-18
Instruction Processor And Method Therefor
App 20110208951 - Hilker; Scott A.
2011-08-25
Arithmetic Processing Unit That Performs Multiply And Multiply-add Operations With Saturation And Method Therefor
App 20100306301 - Hurd; Kevin A. ;   et al.
2010-12-02
Radix aligner for floating point addition and subtraction
Grant 5,247,471 - Hilker , et al. September 21, 1
1993-09-21
Apparatus for determining sticky bit value in arithmetic operations
Grant H1,222 - Brown , et al. August 3, 1
1993-08-03
Method and apparatus for exponent adder
Grant 5,117,384 - Drehmel , et al. May 26, 1
1992-05-26
Method and apparatus for executing instructions in a single sequential instruction stream in a main processor and a coprocessor
Grant 5,093,908 - Beacom , et al. March 3, 1
1992-03-03
Floating point normalization and rounding prediction circuit
Grant 4,941,120 - Brown , et al. July 10, 1
1990-07-10
Method and apparatus for processing postnormalization and rounding in parallel
Grant 4,926,370 - Brown , et al. May 15, 1
1990-05-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed