loadpatents
name:-0.017467021942139
name:-0.013530969619751
name:-0.00051403045654297
Hilgendorf; Rolf Patent Filings

Hilgendorf; Rolf

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hilgendorf; Rolf.The latest application filed is for "apparatus for dynamic power management in an execution unit using pipeline wave flow control".

Company Profile
0.11.13
  • Hilgendorf; Rolf - Boeblingen DE
  • Hilgendorf; Rolf - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Dynamic power management in an execution unit using pipeline wave flow control
Grant 7,890,782 - Abernathy , et al. February 15, 2
2011-02-15
Method and apparatus for dynamic system-level frequency scaling
Grant 7,865,749 - Sandon , et al. January 4, 2
2011-01-04
Providing accurate time-based counters for scaling operating frequencies of microprocessors
Grant 7,646,838 - Hilgendorf , et al. January 12, 2
2010-01-12
Providing accurate time-based counters for scaling operating frequencies of microprocessors
Grant 7,602,874 - Hilgendorf , et al. October 13, 2
2009-10-13
Apparatus For Dynamic Power Management In An Execution Unit Using Pipeline Wave Flow Control
App 20090044030 - Abernathy; Christopher Michael ;   et al.
2009-02-12
Providing Accurate Time-Based Counters for Scaling Operating Frequencies of Microprocessors
App 20080226008 - Hilgendorf; Rolf ;   et al.
2008-09-18
System And Apparatus For Improving Logical Built-in Self Test (lbist) Ac Fault Isolations
App 20080189584 - Hilgendorf; Rolf ;   et al.
2008-08-07
Method of improving logical built-in self test (LBIST) AC fault isolations
Grant 7,376,875 - Hilgendorf , et al. May 20, 2
2008-05-20
Timer facility for high frequency processors with minimum dependency of processor frequency modes
Grant 7,321,247 - Hilgendorf , et al. January 22, 2
2008-01-22
Method And Apparatus For Dynamic System-level Frequency Scaling
App 20070208964 - Sandon; Peter A. ;   et al.
2007-09-06
System, apparatus and method of providing accurate time-based counters for scaling operating frequencies of microprocessors
App 20070172010 - Hilgendorf; Rolf ;   et al.
2007-07-26
Method And Apparatus For Dynamic Power Management In An Execution Unit Using Pipeline Wave Flow Control
App 20070050652 - Abernathy; Christopher Michael ;   et al.
2007-03-01
System, apparatus and method of improving logical built-in self test (LBIST) AC fault isolations
App 20070033468 - Hilgendorf; Rolf ;   et al.
2007-02-08
Timer facility for high frequency processors with minimum dependency of processor frequency modes
App 20060044944 - Hilgendorf; Rolf ;   et al.
2006-03-02
System and method for synchronizing divide-by counters
Grant 6,989,696 - Hilgendorf , et al. January 24, 2
2006-01-24
Universal load address/value prediction using stride-based pattern history and last-value prediction in a two-level table scheme
Grant 6,986,027 - Barowski , et al. January 10, 2
2006-01-10
Time-base implementation for correcting accumulative error with chip frequency scaling
Grant 6,967,510 - DeMent , et al. November 22, 2
2005-11-22
System And Method For Synchronizing Divide-by Counters
App 20050104637 - Hilgendorf, Rolf ;   et al.
2005-05-19
Time-base implementation for correcting accumulative error with chip frequency scaling
App 20050083087 - DeMent, Jonathan James ;   et al.
2005-04-21
Method for pulse train reduction of clocking power when switching between full clocking power and nap mode
App 20040260960 - Hilgendorf, Rolf ;   et al.
2004-12-23
Method and apparatus for dynamic power management in an execution unit using pipeline wave flow control
App 20030131270 - Abernathy, Christopher Michael ;   et al.
2003-07-10
Universal load address/value prediction scheme
App 20020023204 - Barowski, Harry Stefan ;   et al.
2002-02-21
Apparatus and method for performing subroutine call and return operations
Grant 5,974,543 - Hilgendorf , et al. October 26, 1
1999-10-26
System for transferring data between asynchronous data buses with a data buffer interposed in between the buses for synchronization of devices timed by different clocks
Grant 5,524,270 - Haess , et al. June 4, 1
1996-06-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed