loadpatents
name:-0.016412973403931
name:-0.029742002487183
name:-0.00061702728271484
Hicok; Gary D. Patent Filings

Hicok; Gary D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hicok; Gary D..The latest application filed is for "generating a low-latency transparency effect".

Company Profile
0.25.10
  • Hicok; Gary D. - Mesa AZ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Heterogeneous multiprocessor design for power-efficient and area-efficient computing
Grant 9,569,279 - Hicok , et al. February 14, 2
2017-02-14
Generating A Low-latency Transparency Effect
App 20150194128 - HICOK; Gary D.
2015-07-09
Heterogeneous Multiprocessor Design For Power-efficient And Area-efficient Computing
App 20140181501 - Hicok; Gary D. ;   et al.
2014-06-26
Method and apparatus for controlling power to a processing unit
Grant 8,635,480 - Mimberg , et al. January 21, 2
2014-01-21
Method and apparatus for performing network processing functions
Grant 8,094,670 - Alfieri , et al. January 10, 2
2012-01-10
Method and apparatus for performing network processing functions
Grant 7,961,733 - Alfieri , et al. June 14, 2
2011-06-14
Internet protocol (IP) router residing in a processor chipset
Grant 7,924,868 - Alfieri , et al. April 12, 2
2011-04-12
Method and Apparatus For Providing an Integrated Network of Processors
App 20100049780 - Hicok; Gary D. ;   et al.
2010-02-25
Method and apparatus for providing an integrated network of processors
Grant 7,620,738 - Hicok , et al. November 17, 2
2009-11-17
Method And Apparatus For Performing Network Processing Functions
App 20080279188 - Alfieri; Robert A. ;   et al.
2008-11-13
Method and apparatus for performing network processing functions
Grant 7,397,797 - Alfieri , et al. July 8, 2
2008-07-08
Method and apparatus for providing an integrated network of processors
Grant 7,383,352 - Hicok , et al. June 3, 2
2008-06-03
Method And Apparatus For Providing An Integrated Network Of Processors
App 20080104271 - Hicok; Gary D. ;   et al.
2008-05-01
Network processing pipeline chipset for routing and host packet processing
Grant 7,362,772 - Alfieri , et al. April 22, 2
2008-04-22
Method And Apparatus For Providing An Integrated Network Of Processors
App 20080071926 - Hicok; Gary D. ;   et al.
2008-03-20
Internet protocol (IP) router residing in a processor chipset
Grant 7,324,547 - Alfieri , et al. January 29, 2
2008-01-29
Graphics device clustering with PCI-express
Grant 7,289,125 - Diard , et al. October 30, 2
2007-10-30
Method and apparatus for performing network processing functions
Grant 7,188,250 - Alfieri , et al. March 6, 2
2007-03-06
Operating system hang detection and methods for handling hang conditions
Grant 7,010,724 - Hicok March 7, 2
2006-03-07
Graphics device clustering with PCI-express
App 20050190190 - Diard, Franck R. ;   et al.
2005-09-01
Method and apparatus for providing a decoupled power management state
Grant 6,848,057 - Hicok January 25, 2
2005-01-25
Method and apparatus for performing network processing functions
App 20040114589 - Alfieri, Robert A. ;   et al.
2004-06-17
Method and apparatus for providing a decoupled power management state
App 20030226043 - Hicok, Gary D.
2003-12-04
Method and apparatus for providing an integrated network of processors
App 20030212735 - Hicok, Gary D. ;   et al.
2003-11-13
Memory manager for multi-media apparatus and method therefor
Grant 6,266,753 - Hicok , et al. July 24, 2
2001-07-24
Power management system for a computer
Grant 5,958,055 - Evoy , et al. September 28, 1
1999-09-28
System for reducing access times for retrieving audio samples and method therefor
Grant 5,895,469 - Lahti , et al. April 20, 1
1999-04-20
Variable band size compositing buffer method and apparatus
Grant 5,835,104 - Hicok , et al. November 10, 1
1998-11-10
Timing method and apparatus for interleaving PIO and DMA data transfers
Grant 5,794,072 - Nomura , et al. August 11, 1
1998-08-11
Encoding assertion and de-assertion of interrupt requests and DMA requests in a serial bus I/O system
Grant 5,634,069 - Hicok , et al. May 27, 1
1997-05-27
Dynamic direction look ahead read buffer
Grant 5,588,128 - Hicok , et al. December 24, 1
1996-12-24
Central processing unit data entering and interrogating device and method therefor
Grant 5,561,761 - Hicok , et al. October 1, 1
1996-10-01
Caching FIFO and method therefor
Grant 5,557,733 - Hicok , et al. September 17, 1
1996-09-17
Method for controlling the operation of a computer implemented apparatus to selectively execute instructions of different bit lengths
Grant 5,511,174 - Hicok , et al. April 23, 1
1996-04-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed