Hibbeler; Jason
Patent Applications and Registrations
Patent applications and USPTO patent grants for Hibbeler; Jason.The latest application filed is for "methods and system for analysis and management of parametric yield".
- Hibbeler; Jason - Williston VT
| Patent | Date |
|---|---|
| Methods and system for analysis and management of parametric yield Grant 8,997,028 - Culp , et al. March 31, 2 | 2015-03-31 |
| Methods And System For Analysis And Management Of Parametric Yield App 20130238263 - Culp; James A. ; et al. | 2013-09-12 |
| Methods and system for analysis and management of parametric yield Grant 8,429,576 - Culp , et al. April 23, 2 | 2013-04-23 |
| Methods And System For Analysis And Management Of Parametric Yield App 20120227019 - Culp; James A. ; et al. | 2012-09-06 |
| Methods and system for analysis and management of parametric yield Grant 8,239,790 - Culp , et al. August 7, 2 | 2012-08-07 |
| Methods And System For Analysis And Management Of Parametric Yield App 20110307846 - Culp; James A. ; et al. | 2011-12-15 |
| Methods and system for analysis and management of parametric yield Grant 8,042,070 - Culp , et al. October 18, 2 | 2011-10-18 |
| IC layout optimization to improve yield Grant 7,818,694 - Allen , et al. October 19, 2 | 2010-10-19 |
| Automated optimization of device structure during circuit design stage Grant 7,818,692 - Chidambarrao , et al. October 19, 2 | 2010-10-19 |
| Circuit layout methodology using via shape process Grant 7,669,170 - Cohn , et al. February 23, 2 | 2010-02-23 |
| Automated Optimization Of Device Structure During Circuit Design Stage App 20090144670 - Chidambarrao; Dureseti ; et al. | 2009-06-04 |
| Methods And System For Analysis And Management Of Parametric Yield App 20090106714 - Culp; James A. ; et al. | 2009-04-23 |
| IC Layout Optimization to Improve Yield App 20090100386 - Allen; Robert J. ; et al. | 2009-04-16 |
| IC layout optimization to improve yield Grant 7,503,020 - Allen , et al. March 10, 2 | 2009-03-10 |
| IC Layout Optimization To Improve Yield App 20070294648 - Allen; Robert J. ; et al. | 2007-12-20 |
| Circuit Layout Methodology App 20070143728 - Cohn; John M. ; et al. | 2007-06-21 |
| Circuit layout methodology using a shape processing application Grant 7,188,322 - Cohn , et al. March 6, 2 | 2007-03-06 |
| Circuit Layout Methodology App 20060195809 - Cohn; John M. ; et al. | 2006-08-31 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 