Heymann; Omer

Patent Applications and Registrations

Patent applications and USPTO patent grants for Heymann; Omer.The latest application filed is for "micro architecture for indirect access to a register file in a processor".

Company Profile

0.11.10

Heymann; Omer - Tel-Aviv N/A IL
Heymann; Omer - Haifa N/A IL
Heymann; Omer - Tzofit IL
Heymann; Omer - Moshav Tzofit IL
Heymann; Omer - Tel Aviv-Jaffa IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Livelock prevention mechanism in a ring shaped interconnect utilizing round robin sampling Grant 8,850,095 - Golander , et al. September 30, 2	2014-09-30
Micro Architecture For Indirect Access To A Register File In A Processor App 20130151818 - Barak; Erez ; et al.	2013-06-13
Boost cell supply write assist Grant 8,432,764 - Heymann , et al. April 30, 2	2013-04-30
Direct access to cache memory Grant 8,352,646 - Cox , et al. January 8, 2	2013-01-08
Livelock Prevention Mechanism In A Ring Shaped Interconnect Utilizing Round Robin Sampling App 20120203946 - Golander; Amit ; et al.	2012-08-09
Direct Access To Cache Memory App 20120159082 - Cox; Jason A. ; et al.	2012-06-21
Boost Cell Supply Write Assist App 20110280094 - Heymann; Omer ; et al.	2011-11-17
Apparatus for and method of current leakage reduction in static random access memory arrays Grant 7,852,693 - Christensen , et al. December 14, 2	2010-12-14
Apparatus for implementing domino SRAM leakage current reduction Grant 7,715,221 - Christensen , et al. May 11, 2	2010-05-11
Apparatus for and Method of Current Leakage Reduction in Static Random Access Memory Arrays App 20090175107 - Christensen; Todd A. ; et al.	2009-07-09
Apparatus For Implementing Domino Sram Leakage Current Reduction App 20080273402 - Christensen; Todd Alan ; et al.	2008-11-06
Method for implementing domino SRAM leakage current reduction Grant 7,414,878 - Christensen , et al. August 19, 2	2008-08-19
Method and system for enhancing circuit design process Grant 7,331,029 - Amit , et al. February 12, 2	2008-02-12
Method and system for modeling wiring routing in a circuit design Grant 7,318,212 - Amit , et al. January 8, 2	2008-01-08
Method and system for embedding wire model objects in a circuit schematic design Grant 7,290,235 - Amit , et al. October 30, 2	2007-10-30
Method and system for modeling wiring routing in a circuit design App 20070067750 - Amit; Niv ; et al.	2007-03-22
Method and system for enhancing circuit design process App 20070067748 - Amit; Niv ; et al.	2007-03-22
Method and system for embedding wire model objects in a circuit schematic design App 20070067749 - Amit; Niv ; et al.	2007-03-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.