loadpatents
name:-0.012037038803101
name:-0.0066268444061279
name:-0.0013458728790283
Hershenson; Mar Patent Filings

Hershenson; Mar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hershenson; Mar.The latest application filed is for "electronic catalog construction and applications".

Company Profile
0.7.9
  • Hershenson; Mar - Los Altos CA
  • Hershenson; Mar - Palo Alto CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Optimization for circuit design
Grant 8,407,651 - Hershenson , et al. March 26, 2
2013-03-26
On Line Advertising And Electronic Catalog Processes And Apparatus
App 20120290447 - HERSHENSON; MAR
2012-11-15
Electronic Catalog Construction And Applications
App 20120290430 - Hershenson; MAR
2012-11-15
Electronic Catalog Construction
App 20120290410 - Hershenson; Mar
2012-11-15
Novel Optimization For Circuit Design
App 20100299649 - Hershenson; Mar ;   et al.
2010-11-25
Optimization for circuit design
Grant 7,783,996 - Hershenson , et al. August 24, 2
2010-08-24
Optimization for circuit design
Grant 7,703,050 - Hershenson , et al. April 20, 2
2010-04-20
Circuit optimization with posynomial function F having an exponent of a first design parameter
Grant 7,458,041 - Hershenson , et al. November 25, 2
2008-11-25
Novel optimization for circuit design
App 20080077890 - Hershenson; Mar ;   et al.
2008-03-27
Parser for signomial and geometric programs
App 20080072215 - Boyd; Stephen ;   et al.
2008-03-20
Novel optimization for circuit design
App 20080072183 - Hershenson; Mar ;   et al.
2008-03-20
Parser for signomial and geometric programs
Grant 7,299,459 - Boyd , et al. November 20, 2
2007-11-20
Optimal simultaneous design and floorplanning of integrated circuit
Grant 7,065,727 - Hershenson , et al. June 20, 2
2006-06-20
Novel optimization for circuit design
App 20060075365 - Hershenson; Mar ;   et al.
2006-04-06
Optimal simultaneous design and floorplanning of integrated circuit
App 20020184603 - Hassibi, Arash ;   et al.
2002-12-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed