loadpatents
name:-0.002018928527832
name:-0.015058040618896
name:-0.0016939640045166
Herron; Nigel G. Patent Filings

Herron; Nigel G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Herron; Nigel G..The latest application filed is for "programmable gate array and embedded circuitry initialization and processing".

Company Profile
0.11.1
  • Herron; Nigel G. - San Jose CA
  • Herron; Nigel G. - Los Gatos CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Programmable gate array and embedded circuitry initialization and processing
Grant 7,420,392 - Schultz , et al. September 2, 2
2008-09-02
Testing of an integrated circuit having an embedded processor
Grant 7,406,670 - Ansari , et al. July 29, 2
2008-07-29
Automatic antenna diode insertion for integrated circuits
Grant 7,302,663 - Gan , et al. November 27, 2
2007-11-27
Testing of an integrated circuit having an embedded processor
Grant 7,269,805 - Ansari , et al. September 11, 2
2007-09-11
Speed verification of an embedded processor in a programmable logic device
Grant 7,231,621 - Herron , et al. June 12, 2
2007-06-12
Testing a programmable logic device with embedded fixed logic using a scan chain
Grant 7,080,300 - Herron , et al. July 18, 2
2006-07-18
Apparatus for testing an interconnecting logic fabric
Grant 6,996,758 - Herron , et al. February 7, 2
2006-02-07
Method and apparatus for testing circuitry embedded within a field programmable gate array
Grant 6,983,405 - Herron , et al. January 3, 2
2006-01-03
Method and apparatus for placement of vias
Grant 6,978,433 - Gan , et al. December 20, 2
2005-12-20
Programmable gate array and embedded circuitry initialization and processing
App 20050040850 - Schultz, David P. ;   et al.
2005-02-24
Programmable gate array having interconnecting logic to support embedded fixed logic circuitry
Grant 6,798,239 - Douglass , et al. September 28, 2
2004-09-28
Insertable block tile for interconnecting to a device embedded in an integrated circuit
Grant 6,772,405 - Gan , et al. August 3, 2
2004-08-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed