loadpatents
name:-0.013389110565186
name:-0.0046310424804688
name:-0.0003659725189209
Helneder; Johann Patent Filings

Helneder; Johann

Patent Applications and Registrations

Patent applications and USPTO patent grants for Helneder; Johann.The latest application filed is for "process for producing a multifunctional dielectric layer on a substrate".

Company Profile
0.10.11
  • Helneder; Johann - Landsham N/A DE
  • Helneder; Johann - Pliening DE
  • Helneder; Johann - Pliening/Landsham DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Process for producing a multifunctional dielectric layer on a substrate
Grant 9,269,669 - Helneder , et al. February 23, 2
2016-02-23
Integrated circuit with capacitor and method for the production thereof
Grant 8,367,514 - Goebel , et al. February 5, 2
2013-02-05
Process for Producing a Multifunctional Dielectric Layer on a Substrate
App 20120149168 - Helneder; Johann ;   et al.
2012-06-14
Method for providing a self-aligned conductive structure
Grant 8,148,227 - Helneder April 3, 2
2012-04-03
Integrated connection arrangements
Grant 7,964,494 - Drexl , et al. June 21, 2
2011-06-21
Integrated Circuit With Capacitor And Method For The Production Thereof
App 20100129977 - Goebel; Thomas ;   et al.
2010-05-27
Method for Providing a Self-Aligned Conductive Structure
App 20100102364 - Helneder; Johann
2010-04-29
Integrated circuit with capacitor and method for the production thereof
Grant 7,692,266 - Goebel , et al. April 6, 2
2010-04-06
Integrated Connection Arrangements
App 20100007027 - Drexl; Stephen ;   et al.
2010-01-14
Method for filling a trench in a semiconductor product
Grant 7,638,434 - Helneder December 29, 2
2009-12-29
Integrated connection arrangements
Grant 7,619,309 - Drexl , et al. November 17, 2
2009-11-17
Method for Filling a Trench in a Semiconductor Product
App 20080057708 - Helneder; Johann
2008-03-06
Method for Electroplating and Contact Projection Arrangement
App 20070246133 - Helneder; Johann ;   et al.
2007-10-25
Interconnecting element between semiconductor chip and circuit support and method
App 20070114662 - Helneder; Johann ;   et al.
2007-05-24
Process for producing a multifunctional dielectric layer on a substrate
App 20060222760 - Helneder; Johann ;   et al.
2006-10-05
Integrated circuit with capacitor and method for the production thereof
App 20060214265 - Goebel; Thomas ;   et al.
2006-09-28
Integrated connection arrangements
App 20060192289 - Drexl; Stefan ;   et al.
2006-08-31
Integrated circuit having a thermally shielded electric resistor trace
Grant 6,940,720 - Fischer , et al. September 6, 2
2005-09-06
Integrated circuit having a thermally shielded electric resistor trace
App 20040011510 - Fischer, Armin ;   et al.
2004-01-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed