HELIC, INC.

Patent Applications and Registrations

Patent applications and USPTO patent grants for HELIC, INC..The latest application filed is for "large-scale power grid analysis on parallel architectures".

Company Profile

3.16.6

HELIC, INC. - Santa Clara CA US
Helic, Inc. - San Jose CA US
Helic, Inc. - Athens GR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks

Patent Activity

Patent	Date
Large-scale power grid analysis on parallel architectures Grant 10,671,787 - Daloukas , et al.	2020-06-02
Pre-computation system and method for transition domain characterization within a floating random walk based multi-dielectric capacitance extraction methodology Grant 10,274,533 - Visvardis , et al.	2019-04-30
Synthesis of DC accurate noise compatible reduced netlist Grant 10,262,094 - Moisiadis , et al.	2019-04-16
Method of extracting capacitances of arbitrarily oriented 3D interconnects Grant 10,013,522 - Visvardis , et al. July 3, 2	2018-07-03
Large-Scale Power Grid Analysis On Parallel Architectures App 20180121588 - DALOUKAS; KONSTANTIS ; et al.	2018-05-03
Iterative solution using compressed inductive matrix for efficient simulation of very-large scale circuits Grant 9,959,377 - Daloukas , et al. May 1, 2	2018-05-01
Large-scale power grid analysis on parallel architectures Grant 9,858,369 - Daloukas , et al. January 2, 2	2018-01-02
Synthesis of reduced netlist having positive elements and no controlled sources Grant 9,672,318 - Moisiadis , et al. June 6, 2	2017-06-06
Synthesis Of Reduced Netlist Having Positive Elements And No Controlled Sources App 20160378905 - Moisiadis; Yiannis ; et al.	2016-12-29
Synthesis Of Dc Accurate Noise Compatible Reduced Netlist App 20160378889 - Moisiadis; Yiannis ; et al.	2016-12-29
Method Of Extracting Capacitances Of Arbitrarily Oriented 3d Interconnects App 20160342729 - Visvardis; Marios ; et al.	2016-11-24
Iterative Solution Using Compressed Inductive Matrix for Efficient Simulation of Very-Large Scale Circuits App 20160328508 - Daloukas; Konstantis ; et al.	2016-11-10
Systems, methods and devices for providing RLCK parasitic extraction back-annotation in electronic design automation Grant 9,223,912 - Liapis , et al. December 29, 2	2015-12-29
Expert system-based integrated inductor synthesis and optimization Grant 9,171,118 - Bantas , et al. October 27, 2	2015-10-27

Company Registrations

SEC

0001440763

HELIC INC of DELAWARE

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.