loadpatents
Patent applications and USPTO patent grants for Heikkila; Walter W..The latest application filed is for "level shift circuit with power sequence control".
Patent | Date |
---|---|
Power cycling power on reset circuit for fuse initialization circuitry Grant 8,963,590 - Guimont , et al. February 24, 2 | 2015-02-24 |
Method and system for stacking integrated circuits Grant 7,700,409 - Jensen , et al. April 20, 2 | 2010-04-20 |
Level shift circuit with power sequence control Grant 7,560,971 - Heikkila , et al. July 14, 2 | 2009-07-14 |
Level Shift Circuit With Power Sequence Control App 20090153218 - Heikkila; Walter W. ;   et al. | 2009-06-18 |
Initialization Circuitry Having Fuse Leakage Current Tolerance App 20080309384 - Guimont; Joe G. ;   et al. | 2008-12-18 |
Method and System for Stacking Integrated Circuits App 20070222055 - Jensen; Ronald J. ;   et al. | 2007-09-27 |
MNOS BORAM sense amplifier/latch Grant 4,141,081 - Horne , et al. February 20, 1 | 1979-02-20 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.