Heeren; Richard H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Heeren; Richard H..The latest application filed is for "method of manufacturing an insulated gate field-effect transistor therefore in a silicon wafer".

Company Profile

0.15.0

Heeren; Richard H. - Palatine IL
Heeren; Richard H. - Chicago IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of manufacturing an insulated gate field-effect transistor therefore in a silicon wafer Grant 4,317,276 - Heeren , et al. March 2, 1	1982-03-02
Method of manufacturing a device in a silicon wafer Grant 4,285,117 - Heeren August 25, 1	1981-08-25
Method of manufacturing a device in a silicon wafer Grant 4,219,925 - Heeren September 2, 1	1980-09-02
Logic array having improved speed characteristics Grant 4,207,616 - Heeren June 10, 1	1980-06-10
Method and apparatus for controlling a programmable logic array Grant 4,132,979 - Heeren January 2, 1	1979-01-02
Logic circuits and on-chip four phase FET clock generator made therefrom Grant 4,034,242 - Heeren July 5, 1	1977-07-05
Read-only memories, and readout circuits therefor Grant 4,031,524 - Heeren June 21, 1	1977-06-21
Binary voltage-differential sensing circuits, and sense/refresh amplifier circuits for random-access memories Grant 4,004,284 - Heeren January 18, 1	1977-01-18
Voltage sensitive isolation for static logic circuit Grant 3,944,848 - Heeren March 16, 1	1976-03-16
Clocked dynamic inverter Grant 3,903,431 - Heeren September 2, 1	1975-09-02
Semiconductor capacitor structure and memory cell, and method of making Grant 3,893,146 - Heeren July 1, 1	1975-07-01
Random Access Memory System And Cell Grant 3,838,404 - Heeren September 24, 1	1974-09-24
Signal Boost For Shift Register Grant 3,789,239 - Heeren January 29, 1	1974-01-29
Fet Binary To One Out Of N Decoder Grant 3,631,465 - Heeren December 28, 1	1971-12-28
Read-only Memory Arrays In Which A Portion Of The Memory-addressing Circuitry Is Integral To The Array Grant 3,618,050 - Heeren , et al. November 2, 1	1971-11-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.