loadpatents
name:-0.0087401866912842
name:-0.023334980010986
name:-0.00068807601928711
Hazelzet; Bruce G. Patent Filings

Hazelzet; Bruce G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hazelzet; Bruce G..The latest application filed is for "high density high reliability memory module with power gating and a fault tolerant address and command bus".

Company Profile
0.20.6
  • Hazelzet; Bruce G. - New Port Richey FL US
  • Hazelzet; Bruce G. - Essex Junction VT
  • Hazelzet; Bruce G. - Essex Juntion VT
  • Hazelzet; Bruce G. - Crittenden County VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High density high reliability memory module with power gating and a fault tolerant address and command bus
Grant 8,381,064 - Hazelzet February 19, 2
2013-02-19
High density high reliability memory module with power gating and a fault tolerant address and command bus
Grant 7,870,459 - Hazelzet January 11, 2
2011-01-11
High Density High Reliability Memory Module with Power Gating and a Fault Tolerant Address and Command Bus
App 20100269012 - Hazelzet; Bruce G.
2010-10-21
Memory device with programmable receivers to improve performance
Grant 7,646,649 - Hazelzet , et al. January 12, 2
2010-01-12
Processor memory array having memory macros for relocatable store protect keys
Grant 7,590,899 - Swietek , et al. September 15, 2
2009-09-15
High density high reliability memory module with a fault tolerant address and command bus
Grant 7,477,522 - Hazelzet January 13, 2
2009-01-13
High Density High Reliability Memory Module With Power Gating And A Fault Tolerant Address And Command Bus
App 20080098277 - Hazelzet; Bruce G.
2008-04-24
High Density High Reliability Memory Module With A Fault Tolerant Address And Command Bus
App 20080094811 - Hazelzet; Bruce G.
2008-04-24
Processor memory array having memory macros for relocatable store protect keys
App 20080072109 - Swietek; Donald J. ;   et al.
2008-03-20
Memory Device With Programmable Receivers To Improve Performance
App 20050108468 - Hazelzet, Bruce G. ;   et al.
2005-05-19
Captured synchronous DRAM fails in a working environment
Grant 6,467,053 - Connolly , et al. October 15, 2
2002-10-15
Method for making a memory card adapter insertable into a motherboard memory card socket comprising a memory card receiving socket having the same configuration as the motherboard memory card socket
Grant 6,457,155 - Dell , et al. September 24, 2
2002-09-24
Memory card utilizing two wire bus
App 20020023185 - Dell, Timothy J. ;   et al.
2002-02-21
On-board scrubbing of soft errors memory module
Grant 6,349,390 - Dell , et al. February 19, 2
2002-02-19
Power management on a memory card having a signal processing element
Grant 6,327,664 - Dell , et al. December 4, 2
2001-12-04
Memory card utilizing two wire bus
Grant 6,233,639 - Dell , et al. May 15, 2
2001-05-15
Memory card design with parity and ECC for non-parity and non-ECC systems
Grant 6,185,718 - Dell , et al. February 6, 2
2001-02-06
Self-initiated self-refresh mode for memory modules
Grant 6,118,719 - Dell , et al. September 12, 2
2000-09-12
Memory card adapter insertable into a motherboard memory card socket comprising a memory card receiving socket having the same configuration as the motherboard memory card socket
Grant 6,108,730 - Dell , et al. August 22, 2
2000-08-22
High density memory module with in-line bus switches being enabled in response to read/write selection state of connected RAM banks to improve data bus performance
Grant 6,070,217 - Connolly , et al. May 30, 2
2000-05-30
Method and apparatus for ECC bus protection in a computer system with non-parity memory
Grant 6,052,818 - Dell , et al. April 18, 2
2000-04-18
Stackable memory card
Grant 5,963,464 - Dell , et al. October 5, 1
1999-10-05
High density memory modules with improved data bus performance
Grant 5,802,395 - Connolly , et al. September 1, 1
1998-09-01
Memory modules with voltage regulation and level translation
Grant 5,757,712 - Nagel , et al. May 26, 1
1998-05-26
Smart memory card architecture and interface
Grant 4,888,773 - Arlington , et al. December 19, 1
1989-12-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed