Hayashida; Tetsuya

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hayashida; Tetsuya.The latest application filed is for "movable rack unit".

Company Profile

0.24.9

Hayashida; Tetsuya - Tokyo JP
Hayashida; Tetsuya - Hinode JP
Hayashida; Tetsuya - Hinode-machi JP
Hayashida; Tetsuya - Nishitama-gun JP
Hayashida; Tetsuya - Nishitama JP
Hayashida; Tetsuya - Hinodemachi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Movable rack unit Grant 8,820,547 - Hayashida , et al. September 2, 2	2014-09-02
Movable Rack Unit App 20140048504 - Hayashida; Tetsuya ; et al.	2014-02-20
Semiconductor device and its manufacturing method Grant 6,953,709 - Hayashida October 11, 2	2005-10-11
Method of making a semiconductor having multi-layered electrodes including nickel and phosphorus and solder formed with tin and an alkaline earth metal Grant 6,787,442 - Hayashida September 7, 2	2004-09-07
Semiconductor device and its manufacturing method App 20040171193 - Hayashida, Tetsuya	2004-09-02
Semiconductor device having electrodes containing at least copper nickel phosphorous and tin Grant 6,781,234 - Hayashida August 24, 2	2004-08-24
Process for mounting electronic device and semiconductor device Grant 6,780,677 - Imasu , et al. August 24, 2	2004-08-24
Method of manufacturing a semiconductor device in which a block molding package utilizes air vents in a substrate Grant 6,767,767 - Hayashida , et al. July 27, 2	2004-07-27
Process for mounting electronic device and semiconductor device Grant 6,737,741 - Imasu , et al. May 18, 2	2004-05-18
Semiconductor device, a method of manufacturing the same and an electronic device App 20030119298 - Hayashida, Tetsuya	2003-06-26
Method of manufacturing a semiconductor device App 20030045030 - Hayashida, Tetsuya ; et al.	2003-03-06
Semiconductor device, a method of manufacturing the same and an electronic device App 20030022479 - Hayashida, Tetsuya	2003-01-30
Process for mounting electronic device and semiconductor device App 20020195718 - Imasu, Satoshi ; et al.	2002-12-26
Process for mounting electronic device and semiconductor device App 20020192865 - Imasu, Satoshi ; et al.	2002-12-19
Process for manufacturing electronic circuit devices Grant 6,471,115 - Ijuin , et al. October 29, 2	2002-10-29
Process for mounting electronic device and semiconductor device Grant 6,461,896 - Imasu , et al. October 8, 2	2002-10-08
Semiconductor device and manufacturing method thereof Grant 6,380,621 - Ando , et al. April 30, 2	2002-04-30
Process for mounting electronic device and semiconductor device App 20010002162 - Imasu, Satoshi ; et al.	2001-05-31
Process for mounting electronic device and semiconductor device App 20010002163 - Imasu, Satoshi ; et al.	2001-05-31
Method of fabricating an electronic circuit device and apparatus for performing the method Grant 6,227,436 - Nishikawa , et al. May 8, 2	2001-05-08
Process for mounting electronic device and semiconductor device Grant 6,208,525 - Imasu , et al. March 27, 2	2001-03-27
Semiconductor device and manufacturing method thereof Grant 6,111,322 - Ando , et al. August 29, 2	2000-08-29
Packaged semiconductor device having a flange at its side surface and its manufacturing method Grant 5,885,852 - Kishikawa , et al. March 23, 1	1999-03-23
Method of fabricating an electronic circuit device and apparatus for performing the method Grant 5,878,943 - Nishikawa , et al. March 9, 1	1999-03-09
Method of fabricating an electronic circuit device Grant 5,865,365 - Nishikawa , et al. February 2, 1	1999-02-02
Semiconductor device and manufacturing of the same Grant 5,849,606 - Kikuchi , et al. December 15, 1	1998-12-15
Method of fabricating electronic circuit device and apparatus for performing the same method Grant 5,341,980 - Nishikawa , et al. August 30, 1	1994-08-30
Semiconductor integrated circuit device and method of fabricating same Grant 5,219,794 - Satoh , et al. June 15, 1	1993-06-15
Method for forming a silicide layer and barrier layer on a semiconductor device rear surface Grant 5,217,922 - Akasaki , et al. June 8, 1	1993-06-08
Stacked static random access memory cell having capacitor Grant 4,805,147 - Yamanaka , et al. February 14, 1	1989-02-14
Method of pattern detection Grant 4,575,399 - Tanaka , et al. March 11, 1	1986-03-11
Method of forming patterns Grant 4,563,241 - Tanaka , et al. January 7, 1	1986-01-07
Plasma-etching apparatus Grant 4,243,506 - Ikeda , et al. January 6, 1	1981-01-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.