loadpatents
name:-0.01530385017395
name:-0.017366886138916
name:-0.0033271312713623
Hatakenaka; Makoto Patent Filings

Hatakenaka; Makoto

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hatakenaka; Makoto.The latest application filed is for "unevenness correction data generation device".

Company Profile
2.15.11
  • Hatakenaka; Makoto - Tokyo JP
  • Hatakenaka, Makoto - Hyogo JP
  • Hatakenaka; Makoto - Itami JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Unevenness correction system, unevenness correction apparatus and panel drive circuit
Grant 10,750,148 - Hatakenaka , et al. A
2020-08-18
Unevenness Correction Data Generation Device
App 20200184883 - MURASE; Hiroshi ;   et al.
2020-06-11
Unevenness Correction System, Unevenness Correction Apparatus And Panel Drive Circuit
App 20190037188 - Hatakenaka; Makoto ;   et al.
2019-01-31
Information device including main processing circuit, interface circuit, and microcomputer
Grant 7,984,223 - Nagano , et al. July 19, 2
2011-07-19
Information Device Including Main Processing Circuit, Interface Circuit, And Microcomputer
App 20100191883 - Nagano; Hideo ;   et al.
2010-07-29
Information device including main processing circuit, interface circuit, and microcomputer
Grant 7,716,410 - Nagano , et al. May 11, 2
2010-05-11
Memory circuit
Grant 7,237,175 - Hatakenaka , et al. June 26, 2
2007-06-26
Information device
App 20070091122 - Nagano; Hideo ;   et al.
2007-04-26
Semiconductor integrated circuit device comprising RAM with command decode system and logic circuit integrated into a single chip and testing method of the RAM with command decode system
Grant RE39,579 - Hatakenaka , et al. April 17, 2
2007-04-17
Semiconductor device downsizing its built-in driver
Grant 6,756,803 - Miura , et al. June 29, 2
2004-06-29
Semiconductor integrated circuit for multi-chip package with means to optimize internal drive capacity
Grant 6,724,237 - Yamashita , et al. April 20, 2
2004-04-20
Method of testing a semiconductor memory device
Grant 6,715,117 - Mangyo , et al. March 30, 2
2004-03-30
Semiconductor Device Downsizing Its Built-in Driver
App 20040027150 - Miura, Manabu ;   et al.
2004-02-12
Semiconductor integrated circuit device allowing accurate evaluation of access time of memory core contained therein and access time evaluating method
App 20030067815 - Miura, Manabu ;   et al.
2003-04-10
Semiconductor integrated circuit and multi-chip package
App 20030057775 - Yamashita, Takekazu ;   et al.
2003-03-27
Memory circuit
App 20030046632 - Hatakenaka, Makoto ;   et al.
2003-03-06
Integrated circuit facilitating its unit test
App 20020162060 - Hatakenaka, Makoto ;   et al.
2002-10-31
Method of testing a semiconductor memory device
App 20020048856 - Mangyo, Atsuo ;   et al.
2002-04-25
Semiconductor integrated circuit device allowing accurate evaluation of access time of memory core contained therein and access time evaluating method
App 20010055226 - Miura, Manabu ;   et al.
2001-12-27
Multi-bank semiconductor memory device suitable for integration with logic
Grant 6,310,815 - Yamagata , et al. October 30, 2
2001-10-30
Semiconductor integrated circuit device with large internal bus width, including memory and logic circuit
Grant 6,163,493 - Yamagata , et al. December 19, 2
2000-12-19
Variable delay circuit for varying delay time and pulse width
Grant 5,949,268 - Miura , et al. September 7, 1
1999-09-07
Semiconductor memory device capable of block writing in large bus width
Grant 5,930,194 - Yamagata , et al. July 27, 1
1999-07-27
Semiconductor integrated circuit device comprising synchronous DRAM core and logic circuit integrated into a single chip and method of testing the synchronous DRAM core
Grant 5,910,181 - Hatakenaka , et al. June 8, 1
1999-06-08
Phase-locked circuit and interated circuit device
Grant 5,539,344 - Hatakenaka July 23, 1
1996-07-23
Synchronizing pulse generating circuit
Grant 5,459,419 - Hatakenaka October 17, 1
1995-10-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed