loadpatents
name:-0.028074979782104
name:-0.026908874511719
name:-0.020522117614746
Hasnat; Khaled Patent Filings

Hasnat; Khaled

Patent Applications and Registrations

Patent applications and USPTO patent grants for Hasnat; Khaled.The latest application filed is for "tier architecture for 3-dimensional cross point memory".

Company Profile
20.23.30
  • Hasnat; Khaled - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Tier Architecture For 3-dimensional Cross Point Memory
App 20220190029 - Kau; Derchang ;   et al.
2022-06-16
Apparatus And Methods Including Source Gates
App 20220189552 - Goda; Akira ;   et al.
2022-06-16
Memory Array With Shorting Structure On A Dummy Array Thereof, And Method Of Providing Same
App 20210407582 - Patel; Jaydip Bharatkumar ;   et al.
2021-12-30
Apparatus and methods including source gates
Grant 11,211,126 - Goda , et al. December 28, 2
2021-12-28
Memory array with shorting structure on a dummy array thereof, and method of providing same
Grant 11,195,575 - Patel , et al. December 7, 2
2021-12-07
Apparatus And Methods Including Source Gates
App 20210174874 - Goda; Akira ;   et al.
2021-06-10
Sense flags in a memory device
Grant 11,029,861 - Ahmed , et al. June 8, 2
2021-06-08
Reducing Power Consumption In Nonvolatile Memory Due To Standby Leakage Current
App 20210096634 - FASTOW; Richard ;   et al.
2021-04-01
Memory arrays with bonded and shared logic circuitry
Grant 10,923,450 - Fastow , et al. February 16, 2
2021-02-16
Memory Arrays With Bonded And Shared Logic Circuitry
App 20200395328 - Fastow; Richard ;   et al.
2020-12-17
Memory device with reduced capacitance
Grant 10,861,867 - Hasnat , et al. December 8, 2
2020-12-08
Channel conductivity in memory structures
Grant 10,854,746 - Majhi , et al. December 1, 2
2020-12-01
Memory device with vertical string drivers
Grant 10,804,280 - Hasnat , et al. October 13, 2
2020-10-13
Apparatus and methods including source gates
Grant 10,783,967 - Goda , et al. Sept
2020-09-22
Memory Device With A Split Staircase
App 20200152650 - Thimmegowda; Deepak ;   et al.
2020-05-14
Channel Conductivity In Memory Structures
App 20200152793 - Majhi; Prashant ;   et al.
2020-05-14
Three-dimensional (3D) memory with shared control circuitry using wafer-to-wafer bonding
Grant 10,651,153 - Fastow , et al.
2020-05-12
Wordline bridge in a 3D memory array
Grant 10,515,973 - Thimmegowda , et al. Dec
2019-12-24
Sense Flags In A Memory Device
App 20190369887 - Ahmed; Shafqat ;   et al.
2019-12-05
Apparatus And Methods Including Source Gates
App 20190279715 - Goda; Akira ;   et al.
2019-09-12
Sense flags in a memory device
Grant 10,409,506 - Ahmed , et al. Sept
2019-09-10
Wordline Bridge In A 3d Memory Array
App 20190043874 - Thimmegowda; Deepak ;   et al.
2019-02-07
Memory Device With Reduced Capacitance
App 20190043882 - Hasnat; Khaled ;   et al.
2019-02-07
Memory Device With Vertical String Drivers
App 20190043873 - Hasnat; Khaled ;   et al.
2019-02-07
Three-dimensional (3d) Memory With Control Circuitry And Array In Separately Processed And Bonded Wafers
App 20190043868 - HASNAT; Khaled ;   et al.
2019-02-07
Three-dimensional (3d) Memory With Shared Control Circuitry Using Wafer-to-wafer Bonding
App 20190043836 - FASTOW; Richard ;   et al.
2019-02-07
Apparatus and methods including source gates
Grant 10,170,189 - Goda , et al. J
2019-01-01
Sense Flags In A Memory Device
App 20180373451 - Ahmed; Shafqat ;   et al.
2018-12-27
Sense operation flags in a memory device
Grant 10,126,967 - Ahmed , et al. November 13, 2
2018-11-13
Apparatus And Methods Including Source Gates
App 20180122481 - Goda; Akira ;   et al.
2018-05-03
Apparatus and methods including source gates
Grant 9,779,816 - Goda , et al. October 3, 2
2017-10-03
Sense Operation Flags In A Memory Device
App 20170075613 - Ahmed; Shafqat ;   et al.
2017-03-16
Sense operation flags in a memory device
Grant 9,519,582 - Ahmed , et al. December 13, 2
2016-12-13
Apparatus And Methods Including Source Gates
App 20160343438 - Goda; Akira ;   et al.
2016-11-24
Apparatus and methods including source gates
Grant 9,378,839 - Goda , et al. June 28, 2
2016-06-28
3-D memory arrays
Grant 9,219,070 - Thimmegowda , et al. December 22, 2
2015-12-22
Sense Operation Flags In A Memory Device
App 20150363313 - Ahmed; Shafqat ;   et al.
2015-12-17
Sense operation flags in a memory device
Grant 9,135,998 - Ahmed , et al. September 15, 2
2015-09-15
Word Line And Bit Line Processing For Cross-point Memories
App 20140370664 - Pangal; Kiran ;   et al.
2014-12-18
Apparatus And Methods Including Source Gates
App 20140340963 - Goda; Akira ;   et al.
2014-11-20
3-D Memory Arrays
App 20140217488 - Thimmegowda; Deepak ;   et al.
2014-08-07
Apparatus and methods including source gates
Grant 8,797,806 - Goda , et al. August 5, 2
2014-08-05
Apparatus And Methods Including Source Gates
App 20130044549 - Goda; Akira ;   et al.
2013-02-21
Sense Operation Flags In A Memory Device
App 20120117306 - Ahmed; Shafqat ;   et al.
2012-05-10
Direct alignment scheme between multiple lithography layers
Grant 7,547,597 - Kau , et al. June 16, 2
2009-06-16
Direct alignment scheme between multiple lithography layers
App 20060267224 - Kau; Derchang ;   et al.
2006-11-30
Direct alignment scheme between multiple lithography layers
Grant 7,087,943 - Kau , et al. August 8, 2
2006-08-08
Direct alignment scheme between multiple lithography layers
App 20040224262 - Kau, Derchang ;   et al.
2004-11-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed